setup64.c 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300
  1. /*
  2. * X86-64 specific CPU setup.
  3. * Copyright (C) 1995 Linus Torvalds
  4. * Copyright 2001, 2002, 2003 SuSE Labs / Andi Kleen.
  5. * See setup.c for older changelog.
  6. */
  7. #include <linux/init.h>
  8. #include <linux/kernel.h>
  9. #include <linux/sched.h>
  10. #include <linux/string.h>
  11. #include <linux/bootmem.h>
  12. #include <linux/bitops.h>
  13. #include <linux/module.h>
  14. #include <asm/pda.h>
  15. #include <asm/pgtable.h>
  16. #include <asm/processor.h>
  17. #include <asm/desc.h>
  18. #include <asm/atomic.h>
  19. #include <asm/mmu_context.h>
  20. #include <asm/smp.h>
  21. #include <asm/i387.h>
  22. #include <asm/percpu.h>
  23. #include <asm/proto.h>
  24. #include <asm/sections.h>
  25. #include <asm/setup.h>
  26. #ifndef CONFIG_DEBUG_BOOT_PARAMS
  27. struct boot_params __initdata boot_params;
  28. #else
  29. struct boot_params boot_params;
  30. #endif
  31. cpumask_t cpu_initialized __cpuinitdata = CPU_MASK_NONE;
  32. struct x8664_pda *_cpu_pda[NR_CPUS] __read_mostly;
  33. EXPORT_SYMBOL(_cpu_pda);
  34. struct x8664_pda boot_cpu_pda[NR_CPUS] __cacheline_aligned;
  35. struct desc_ptr idt_descr = { 256 * 16 - 1, (unsigned long) idt_table };
  36. char boot_cpu_stack[IRQSTACKSIZE] __attribute__((section(".bss.page_aligned")));
  37. unsigned long __supported_pte_mask __read_mostly = ~0UL;
  38. static int do_not_nx __cpuinitdata = 0;
  39. /* noexec=on|off
  40. Control non executable mappings for 64bit processes.
  41. on Enable(default)
  42. off Disable
  43. */
  44. static int __init nonx_setup(char *str)
  45. {
  46. if (!str)
  47. return -EINVAL;
  48. if (!strncmp(str, "on", 2)) {
  49. __supported_pte_mask |= _PAGE_NX;
  50. do_not_nx = 0;
  51. } else if (!strncmp(str, "off", 3)) {
  52. do_not_nx = 1;
  53. __supported_pte_mask &= ~_PAGE_NX;
  54. }
  55. return 0;
  56. }
  57. early_param("noexec", nonx_setup);
  58. int force_personality32 = 0;
  59. /* noexec32=on|off
  60. Control non executable heap for 32bit processes.
  61. To control the stack too use noexec=off
  62. on PROT_READ does not imply PROT_EXEC for 32bit processes
  63. off PROT_READ implies PROT_EXEC (default)
  64. */
  65. static int __init nonx32_setup(char *str)
  66. {
  67. if (!strcmp(str, "on"))
  68. force_personality32 &= ~READ_IMPLIES_EXEC;
  69. else if (!strcmp(str, "off"))
  70. force_personality32 |= READ_IMPLIES_EXEC;
  71. return 1;
  72. }
  73. __setup("noexec32=", nonx32_setup);
  74. /*
  75. * Great future plan:
  76. * Declare PDA itself and support (irqstack,tss,pgd) as per cpu data.
  77. * Always point %gs to its beginning
  78. */
  79. void __init setup_per_cpu_areas(void)
  80. {
  81. int i;
  82. unsigned long size;
  83. #ifdef CONFIG_HOTPLUG_CPU
  84. prefill_possible_map();
  85. #endif
  86. /* Copy section for each CPU (we discard the original) */
  87. size = PERCPU_ENOUGH_ROOM;
  88. printk(KERN_INFO "PERCPU: Allocating %lu bytes of per cpu data\n", size);
  89. for_each_cpu_mask (i, cpu_possible_map) {
  90. char *ptr;
  91. if (!NODE_DATA(cpu_to_node(i))) {
  92. printk("cpu with no node %d, num_online_nodes %d\n",
  93. i, num_online_nodes());
  94. ptr = alloc_bootmem_pages(size);
  95. } else {
  96. ptr = alloc_bootmem_pages_node(NODE_DATA(cpu_to_node(i)), size);
  97. }
  98. if (!ptr)
  99. panic("Cannot allocate cpu data for CPU %d\n", i);
  100. cpu_pda(i)->data_offset = ptr - __per_cpu_start;
  101. memcpy(ptr, __per_cpu_start, __per_cpu_end - __per_cpu_start);
  102. }
  103. }
  104. void pda_init(int cpu)
  105. {
  106. struct x8664_pda *pda = cpu_pda(cpu);
  107. /* Setup up data that may be needed in __get_free_pages early */
  108. asm volatile("movl %0,%%fs ; movl %0,%%gs" :: "r" (0));
  109. /* Memory clobbers used to order PDA accessed */
  110. mb();
  111. wrmsrl(MSR_GS_BASE, pda);
  112. mb();
  113. pda->cpunumber = cpu;
  114. pda->irqcount = -1;
  115. pda->kernelstack =
  116. (unsigned long)stack_thread_info() - PDA_STACKOFFSET + THREAD_SIZE;
  117. pda->active_mm = &init_mm;
  118. pda->mmu_state = 0;
  119. if (cpu == 0) {
  120. /* others are initialized in smpboot.c */
  121. pda->pcurrent = &init_task;
  122. pda->irqstackptr = boot_cpu_stack;
  123. } else {
  124. pda->irqstackptr = (char *)
  125. __get_free_pages(GFP_ATOMIC, IRQSTACK_ORDER);
  126. if (!pda->irqstackptr)
  127. panic("cannot allocate irqstack for cpu %d", cpu);
  128. }
  129. pda->irqstackptr += IRQSTACKSIZE-64;
  130. }
  131. char boot_exception_stacks[(N_EXCEPTION_STACKS - 1) * EXCEPTION_STKSZ + DEBUG_STKSZ]
  132. __attribute__((section(".bss.page_aligned")));
  133. extern asmlinkage void ignore_sysret(void);
  134. /* May not be marked __init: used by software suspend */
  135. void syscall_init(void)
  136. {
  137. /*
  138. * LSTAR and STAR live in a bit strange symbiosis.
  139. * They both write to the same internal register. STAR allows to set CS/DS
  140. * but only a 32bit target. LSTAR sets the 64bit rip.
  141. */
  142. wrmsrl(MSR_STAR, ((u64)__USER32_CS)<<48 | ((u64)__KERNEL_CS)<<32);
  143. wrmsrl(MSR_LSTAR, system_call);
  144. wrmsrl(MSR_CSTAR, ignore_sysret);
  145. #ifdef CONFIG_IA32_EMULATION
  146. syscall32_cpu_init ();
  147. #endif
  148. /* Flags to clear on syscall */
  149. wrmsrl(MSR_SYSCALL_MASK,
  150. X86_EFLAGS_TF|X86_EFLAGS_DF|X86_EFLAGS_IF|X86_EFLAGS_IOPL);
  151. }
  152. void __cpuinit check_efer(void)
  153. {
  154. unsigned long efer;
  155. rdmsrl(MSR_EFER, efer);
  156. if (!(efer & EFER_NX) || do_not_nx) {
  157. __supported_pte_mask &= ~_PAGE_NX;
  158. }
  159. }
  160. unsigned long kernel_eflags;
  161. /*
  162. * Copies of the original ist values from the tss are only accessed during
  163. * debugging, no special alignment required.
  164. */
  165. DEFINE_PER_CPU(struct orig_ist, orig_ist);
  166. /*
  167. * cpu_init() initializes state that is per-CPU. Some data is already
  168. * initialized (naturally) in the bootstrap process, such as the GDT
  169. * and IDT. We reload them nevertheless, this function acts as a
  170. * 'CPU state barrier', nothing should get across.
  171. * A lot of state is already set up in PDA init.
  172. */
  173. void __cpuinit cpu_init (void)
  174. {
  175. int cpu = stack_smp_processor_id();
  176. struct tss_struct *t = &per_cpu(init_tss, cpu);
  177. struct orig_ist *orig_ist = &per_cpu(orig_ist, cpu);
  178. unsigned long v;
  179. char *estacks = NULL;
  180. struct task_struct *me;
  181. int i;
  182. /* CPU 0 is initialised in head64.c */
  183. if (cpu != 0) {
  184. pda_init(cpu);
  185. } else
  186. estacks = boot_exception_stacks;
  187. me = current;
  188. if (cpu_test_and_set(cpu, cpu_initialized))
  189. panic("CPU#%d already initialized!\n", cpu);
  190. printk("Initializing CPU#%d\n", cpu);
  191. clear_in_cr4(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE);
  192. /*
  193. * Initialize the per-CPU GDT with the boot GDT,
  194. * and set up the GDT descriptor:
  195. */
  196. if (cpu)
  197. memcpy(get_cpu_gdt_table(cpu), cpu_gdt_table, GDT_SIZE);
  198. cpu_gdt_descr[cpu].size = GDT_SIZE;
  199. load_gdt((const struct desc_ptr *)&cpu_gdt_descr[cpu]);
  200. load_idt((const struct desc_ptr *)&idt_descr);
  201. memset(me->thread.tls_array, 0, GDT_ENTRY_TLS_ENTRIES * 8);
  202. syscall_init();
  203. wrmsrl(MSR_FS_BASE, 0);
  204. wrmsrl(MSR_KERNEL_GS_BASE, 0);
  205. barrier();
  206. check_efer();
  207. /*
  208. * set up and load the per-CPU TSS
  209. */
  210. for (v = 0; v < N_EXCEPTION_STACKS; v++) {
  211. static const unsigned int order[N_EXCEPTION_STACKS] = {
  212. [0 ... N_EXCEPTION_STACKS - 1] = EXCEPTION_STACK_ORDER,
  213. [DEBUG_STACK - 1] = DEBUG_STACK_ORDER
  214. };
  215. if (cpu) {
  216. estacks = (char *)__get_free_pages(GFP_ATOMIC, order[v]);
  217. if (!estacks)
  218. panic("Cannot allocate exception stack %ld %d\n",
  219. v, cpu);
  220. }
  221. estacks += PAGE_SIZE << order[v];
  222. orig_ist->ist[v] = t->x86_tss.ist[v] = (unsigned long)estacks;
  223. }
  224. t->x86_tss.io_bitmap_base = offsetof(struct tss_struct, io_bitmap);
  225. /*
  226. * <= is required because the CPU will access up to
  227. * 8 bits beyond the end of the IO permission bitmap.
  228. */
  229. for (i = 0; i <= IO_BITMAP_LONGS; i++)
  230. t->io_bitmap[i] = ~0UL;
  231. atomic_inc(&init_mm.mm_count);
  232. me->active_mm = &init_mm;
  233. if (me->mm)
  234. BUG();
  235. enter_lazy_tlb(&init_mm, me);
  236. set_tss_desc(cpu, t);
  237. load_TR_desc();
  238. load_LDT(&init_mm.context);
  239. /*
  240. * Clear all 6 debug registers:
  241. */
  242. set_debugreg(0UL, 0);
  243. set_debugreg(0UL, 1);
  244. set_debugreg(0UL, 2);
  245. set_debugreg(0UL, 3);
  246. set_debugreg(0UL, 6);
  247. set_debugreg(0UL, 7);
  248. fpu_init();
  249. raw_local_save_flags(kernel_eflags);
  250. }