setup.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /*
  2. * linux/arch/sh/boards/se/770x/setup.c
  3. *
  4. * Copyright (C) 2000 Kazumoto Kojima
  5. *
  6. * Hitachi SolutionEngine Support.
  7. *
  8. */
  9. #include <linux/init.h>
  10. #include <linux/platform_device.h>
  11. #include <asm/machvec.h>
  12. #include <asm/se.h>
  13. #include <asm/io.h>
  14. #include <asm/smc37c93x.h>
  15. void init_se_IRQ(void);
  16. /*
  17. * Configure the Super I/O chip
  18. */
  19. static void __init smsc_config(int index, int data)
  20. {
  21. outb_p(index, INDEX_PORT);
  22. outb_p(data, DATA_PORT);
  23. }
  24. /* XXX: Another candidate for a more generic cchip machine vector */
  25. static void __init smsc_setup(char **cmdline_p)
  26. {
  27. outb_p(CONFIG_ENTER, CONFIG_PORT);
  28. outb_p(CONFIG_ENTER, CONFIG_PORT);
  29. /* FDC */
  30. smsc_config(CURRENT_LDN_INDEX, LDN_FDC);
  31. smsc_config(ACTIVATE_INDEX, 0x01);
  32. smsc_config(IRQ_SELECT_INDEX, 6); /* IRQ6 */
  33. /* AUXIO (GPIO): to use IDE1 */
  34. smsc_config(CURRENT_LDN_INDEX, LDN_AUXIO);
  35. smsc_config(GPIO46_INDEX, 0x00); /* nIOROP */
  36. smsc_config(GPIO47_INDEX, 0x00); /* nIOWOP */
  37. /* COM1 */
  38. smsc_config(CURRENT_LDN_INDEX, LDN_COM1);
  39. smsc_config(ACTIVATE_INDEX, 0x01);
  40. smsc_config(IO_BASE_HI_INDEX, 0x03);
  41. smsc_config(IO_BASE_LO_INDEX, 0xf8);
  42. smsc_config(IRQ_SELECT_INDEX, 4); /* IRQ4 */
  43. /* COM2 */
  44. smsc_config(CURRENT_LDN_INDEX, LDN_COM2);
  45. smsc_config(ACTIVATE_INDEX, 0x01);
  46. smsc_config(IO_BASE_HI_INDEX, 0x02);
  47. smsc_config(IO_BASE_LO_INDEX, 0xf8);
  48. smsc_config(IRQ_SELECT_INDEX, 3); /* IRQ3 */
  49. /* RTC */
  50. smsc_config(CURRENT_LDN_INDEX, LDN_RTC);
  51. smsc_config(ACTIVATE_INDEX, 0x01);
  52. smsc_config(IRQ_SELECT_INDEX, 8); /* IRQ8 */
  53. /* XXX: PARPORT, KBD, and MOUSE will come here... */
  54. outb_p(CONFIG_EXIT, CONFIG_PORT);
  55. }
  56. static unsigned char heartbeat_bit_pos[] = { 8, 9, 10, 11, 12, 13, 14, 15 };
  57. static struct resource heartbeat_resources[] = {
  58. [0] = {
  59. .start = PA_LED,
  60. .end = PA_LED + ARRAY_SIZE(heartbeat_bit_pos) - 1,
  61. .flags = IORESOURCE_MEM,
  62. },
  63. };
  64. static struct platform_device heartbeat_device = {
  65. .name = "heartbeat",
  66. .id = -1,
  67. .dev = {
  68. .platform_data = heartbeat_bit_pos,
  69. },
  70. .num_resources = ARRAY_SIZE(heartbeat_resources),
  71. .resource = heartbeat_resources,
  72. };
  73. static struct platform_device *se_devices[] __initdata = {
  74. &heartbeat_device,
  75. };
  76. static int __init se_devices_setup(void)
  77. {
  78. return platform_add_devices(se_devices, ARRAY_SIZE(se_devices));
  79. }
  80. __initcall(se_devices_setup);
  81. /*
  82. * The Machine Vector
  83. */
  84. struct sh_machine_vector mv_se __initmv = {
  85. .mv_name = "SolutionEngine",
  86. .mv_setup = smsc_setup,
  87. #if defined(CONFIG_CPU_SH4)
  88. .mv_nr_irqs = 48,
  89. #elif defined(CONFIG_CPU_SUBTYPE_SH7708)
  90. .mv_nr_irqs = 32,
  91. #elif defined(CONFIG_CPU_SUBTYPE_SH7709)
  92. .mv_nr_irqs = 61,
  93. #elif defined(CONFIG_CPU_SUBTYPE_SH7705)
  94. .mv_nr_irqs = 86,
  95. #endif
  96. .mv_inb = se_inb,
  97. .mv_inw = se_inw,
  98. .mv_inl = se_inl,
  99. .mv_outb = se_outb,
  100. .mv_outw = se_outw,
  101. .mv_outl = se_outl,
  102. .mv_inb_p = se_inb_p,
  103. .mv_inw_p = se_inw,
  104. .mv_inl_p = se_inl,
  105. .mv_outb_p = se_outb_p,
  106. .mv_outw_p = se_outw,
  107. .mv_outl_p = se_outl,
  108. .mv_insb = se_insb,
  109. .mv_insw = se_insw,
  110. .mv_insl = se_insl,
  111. .mv_outsb = se_outsb,
  112. .mv_outsw = se_outsw,
  113. .mv_outsl = se_outsl,
  114. .mv_init_irq = init_se_IRQ,
  115. };
  116. ALIAS_MV(se)