qeth_main.c 234 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947
  1. /*
  2. * linux/drivers/s390/net/qeth_main.c
  3. *
  4. * Linux on zSeries OSA Express and HiperSockets support
  5. *
  6. * Copyright 2000,2003 IBM Corporation
  7. *
  8. * Author(s): Original Code written by
  9. * Utz Bacher (utz.bacher@de.ibm.com)
  10. * Rewritten by
  11. * Frank Pavlic (fpavlic@de.ibm.com) and
  12. * Thomas Spatzier <tspat@de.ibm.com>
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License as published by
  16. * the Free Software Foundation; either version 2, or (at your option)
  17. * any later version.
  18. *
  19. * This program is distributed in the hope that it will be useful,
  20. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  21. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  22. * GNU General Public License for more details.
  23. *
  24. * You should have received a copy of the GNU General Public License
  25. * along with this program; if not, write to the Free Software
  26. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  27. */
  28. #include <linux/module.h>
  29. #include <linux/moduleparam.h>
  30. #include <linux/string.h>
  31. #include <linux/errno.h>
  32. #include <linux/mm.h>
  33. #include <linux/ip.h>
  34. #include <linux/inetdevice.h>
  35. #include <linux/netdevice.h>
  36. #include <linux/sched.h>
  37. #include <linux/workqueue.h>
  38. #include <linux/kernel.h>
  39. #include <linux/slab.h>
  40. #include <linux/interrupt.h>
  41. #include <linux/tcp.h>
  42. #include <linux/icmp.h>
  43. #include <linux/skbuff.h>
  44. #include <linux/in.h>
  45. #include <linux/igmp.h>
  46. #include <linux/init.h>
  47. #include <linux/reboot.h>
  48. #include <linux/mii.h>
  49. #include <linux/rcupdate.h>
  50. #include <linux/ethtool.h>
  51. #include <net/arp.h>
  52. #include <net/ip.h>
  53. #include <net/route.h>
  54. #include <asm/ebcdic.h>
  55. #include <asm/io.h>
  56. #include <asm/qeth.h>
  57. #include <asm/timex.h>
  58. #include <asm/semaphore.h>
  59. #include <asm/uaccess.h>
  60. #include <asm/s390_rdev.h>
  61. #include "qeth.h"
  62. #include "qeth_mpc.h"
  63. #include "qeth_fs.h"
  64. #include "qeth_eddp.h"
  65. #include "qeth_tso.h"
  66. static const char *version = "qeth S/390 OSA-Express driver";
  67. /**
  68. * Debug Facility Stuff
  69. */
  70. static debug_info_t *qeth_dbf_setup = NULL;
  71. static debug_info_t *qeth_dbf_data = NULL;
  72. static debug_info_t *qeth_dbf_misc = NULL;
  73. static debug_info_t *qeth_dbf_control = NULL;
  74. debug_info_t *qeth_dbf_trace = NULL;
  75. static debug_info_t *qeth_dbf_sense = NULL;
  76. static debug_info_t *qeth_dbf_qerr = NULL;
  77. DEFINE_PER_CPU(char[256], qeth_dbf_txt_buf);
  78. static struct lock_class_key qdio_out_skb_queue_key;
  79. /**
  80. * some more definitions and declarations
  81. */
  82. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  83. /* list of our cards */
  84. struct qeth_card_list_struct qeth_card_list;
  85. /*process list want to be notified*/
  86. spinlock_t qeth_notify_lock;
  87. struct list_head qeth_notify_list;
  88. static void qeth_send_control_data_cb(struct qeth_channel *,
  89. struct qeth_cmd_buffer *);
  90. /**
  91. * here we go with function implementation
  92. */
  93. static void
  94. qeth_init_qdio_info(struct qeth_card *card);
  95. static int
  96. qeth_init_qdio_queues(struct qeth_card *card);
  97. static int
  98. qeth_alloc_qdio_buffers(struct qeth_card *card);
  99. static void
  100. qeth_free_qdio_buffers(struct qeth_card *);
  101. static void
  102. qeth_clear_qdio_buffers(struct qeth_card *);
  103. static void
  104. qeth_clear_ip_list(struct qeth_card *, int, int);
  105. static void
  106. qeth_clear_ipacmd_list(struct qeth_card *);
  107. static int
  108. qeth_qdio_clear_card(struct qeth_card *, int);
  109. static void
  110. qeth_clear_working_pool_list(struct qeth_card *);
  111. static void
  112. qeth_clear_cmd_buffers(struct qeth_channel *);
  113. static int
  114. qeth_stop(struct net_device *);
  115. static void
  116. qeth_clear_ipato_list(struct qeth_card *);
  117. static int
  118. qeth_is_addr_covered_by_ipato(struct qeth_card *, struct qeth_ipaddr *);
  119. static void
  120. qeth_irq_tasklet(unsigned long);
  121. static int
  122. qeth_set_online(struct ccwgroup_device *);
  123. static int
  124. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode);
  125. static struct qeth_ipaddr *
  126. qeth_get_addr_buffer(enum qeth_prot_versions);
  127. static void
  128. qeth_set_multicast_list(struct net_device *);
  129. static void
  130. qeth_setadp_promisc_mode(struct qeth_card *);
  131. static int
  132. qeth_hard_header_parse(const struct sk_buff *skb, unsigned char *haddr);
  133. static void
  134. qeth_notify_processes(void)
  135. {
  136. /*notify all registered processes */
  137. struct qeth_notify_list_struct *n_entry;
  138. QETH_DBF_TEXT(trace,3,"procnoti");
  139. spin_lock(&qeth_notify_lock);
  140. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  141. send_sig(n_entry->signum, n_entry->task, 1);
  142. }
  143. spin_unlock(&qeth_notify_lock);
  144. }
  145. int
  146. qeth_notifier_unregister(struct task_struct *p)
  147. {
  148. struct qeth_notify_list_struct *n_entry, *tmp;
  149. QETH_DBF_TEXT(trace, 2, "notunreg");
  150. spin_lock(&qeth_notify_lock);
  151. list_for_each_entry_safe(n_entry, tmp, &qeth_notify_list, list) {
  152. if (n_entry->task == p) {
  153. list_del(&n_entry->list);
  154. kfree(n_entry);
  155. goto out;
  156. }
  157. }
  158. out:
  159. spin_unlock(&qeth_notify_lock);
  160. return 0;
  161. }
  162. int
  163. qeth_notifier_register(struct task_struct *p, int signum)
  164. {
  165. struct qeth_notify_list_struct *n_entry;
  166. /*check first if entry already exists*/
  167. spin_lock(&qeth_notify_lock);
  168. list_for_each_entry(n_entry, &qeth_notify_list, list) {
  169. if (n_entry->task == p) {
  170. n_entry->signum = signum;
  171. spin_unlock(&qeth_notify_lock);
  172. return 0;
  173. }
  174. }
  175. spin_unlock(&qeth_notify_lock);
  176. n_entry = (struct qeth_notify_list_struct *)
  177. kmalloc(sizeof(struct qeth_notify_list_struct),GFP_KERNEL);
  178. if (!n_entry)
  179. return -ENOMEM;
  180. n_entry->task = p;
  181. n_entry->signum = signum;
  182. spin_lock(&qeth_notify_lock);
  183. list_add(&n_entry->list,&qeth_notify_list);
  184. spin_unlock(&qeth_notify_lock);
  185. return 0;
  186. }
  187. /**
  188. * free channel command buffers
  189. */
  190. static void
  191. qeth_clean_channel(struct qeth_channel *channel)
  192. {
  193. int cnt;
  194. QETH_DBF_TEXT(setup, 2, "freech");
  195. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  196. kfree(channel->iob[cnt].data);
  197. }
  198. /**
  199. * free card
  200. */
  201. static void
  202. qeth_free_card(struct qeth_card *card)
  203. {
  204. QETH_DBF_TEXT(setup, 2, "freecrd");
  205. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  206. qeth_clean_channel(&card->read);
  207. qeth_clean_channel(&card->write);
  208. if (card->dev)
  209. free_netdev(card->dev);
  210. qeth_clear_ip_list(card, 0, 0);
  211. qeth_clear_ipato_list(card);
  212. kfree(card->ip_tbd_list);
  213. qeth_free_qdio_buffers(card);
  214. kfree(card);
  215. }
  216. /**
  217. * alloc memory for command buffer per channel
  218. */
  219. static int
  220. qeth_setup_channel(struct qeth_channel *channel)
  221. {
  222. int cnt;
  223. QETH_DBF_TEXT(setup, 2, "setupch");
  224. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  225. channel->iob[cnt].data = (char *)
  226. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  227. if (channel->iob[cnt].data == NULL)
  228. break;
  229. channel->iob[cnt].state = BUF_STATE_FREE;
  230. channel->iob[cnt].channel = channel;
  231. channel->iob[cnt].callback = qeth_send_control_data_cb;
  232. channel->iob[cnt].rc = 0;
  233. }
  234. if (cnt < QETH_CMD_BUFFER_NO) {
  235. while (cnt-- > 0)
  236. kfree(channel->iob[cnt].data);
  237. return -ENOMEM;
  238. }
  239. channel->buf_no = 0;
  240. channel->io_buf_no = 0;
  241. atomic_set(&channel->irq_pending, 0);
  242. spin_lock_init(&channel->iob_lock);
  243. init_waitqueue_head(&channel->wait_q);
  244. channel->irq_tasklet.data = (unsigned long) channel;
  245. channel->irq_tasklet.func = qeth_irq_tasklet;
  246. return 0;
  247. }
  248. /**
  249. * alloc memory for card structure
  250. */
  251. static struct qeth_card *
  252. qeth_alloc_card(void)
  253. {
  254. struct qeth_card *card;
  255. QETH_DBF_TEXT(setup, 2, "alloccrd");
  256. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  257. if (!card)
  258. return NULL;
  259. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  260. if (qeth_setup_channel(&card->read)) {
  261. kfree(card);
  262. return NULL;
  263. }
  264. if (qeth_setup_channel(&card->write)) {
  265. qeth_clean_channel(&card->read);
  266. kfree(card);
  267. return NULL;
  268. }
  269. return card;
  270. }
  271. static long
  272. __qeth_check_irb_error(struct ccw_device *cdev, unsigned long intparm,
  273. struct irb *irb)
  274. {
  275. if (!IS_ERR(irb))
  276. return 0;
  277. switch (PTR_ERR(irb)) {
  278. case -EIO:
  279. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  280. QETH_DBF_TEXT(trace, 2, "ckirberr");
  281. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  282. break;
  283. case -ETIMEDOUT:
  284. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  285. QETH_DBF_TEXT(trace, 2, "ckirberr");
  286. QETH_DBF_TEXT_(trace, 2, " rc%d", -ETIMEDOUT);
  287. if (intparm == QETH_RCD_PARM) {
  288. struct qeth_card *card = CARD_FROM_CDEV(cdev);
  289. if (card && (card->data.ccwdev == cdev)) {
  290. card->data.state = CH_STATE_DOWN;
  291. wake_up(&card->wait_q);
  292. }
  293. }
  294. break;
  295. default:
  296. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  297. cdev->dev.bus_id);
  298. QETH_DBF_TEXT(trace, 2, "ckirberr");
  299. QETH_DBF_TEXT(trace, 2, " rc???");
  300. }
  301. return PTR_ERR(irb);
  302. }
  303. static int
  304. qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  305. {
  306. int dstat,cstat;
  307. char *sense;
  308. sense = (char *) irb->ecw;
  309. cstat = irb->scsw.cstat;
  310. dstat = irb->scsw.dstat;
  311. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  312. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  313. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  314. QETH_DBF_TEXT(trace,2, "CGENCHK");
  315. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  316. cdev->dev.bus_id, dstat, cstat);
  317. HEXDUMP16(WARN, "irb: ", irb);
  318. HEXDUMP16(WARN, "irb: ", ((char *) irb) + 32);
  319. return 1;
  320. }
  321. if (dstat & DEV_STAT_UNIT_CHECK) {
  322. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  323. SENSE_RESETTING_EVENT_FLAG) {
  324. QETH_DBF_TEXT(trace,2,"REVIND");
  325. return 1;
  326. }
  327. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  328. SENSE_COMMAND_REJECT_FLAG) {
  329. QETH_DBF_TEXT(trace,2,"CMDREJi");
  330. return 0;
  331. }
  332. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  333. QETH_DBF_TEXT(trace,2,"AFFE");
  334. return 1;
  335. }
  336. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  337. QETH_DBF_TEXT(trace,2,"ZEROSEN");
  338. return 0;
  339. }
  340. QETH_DBF_TEXT(trace,2,"DGENCHK");
  341. return 1;
  342. }
  343. return 0;
  344. }
  345. static int qeth_issue_next_read(struct qeth_card *);
  346. /**
  347. * interrupt handler
  348. */
  349. static void
  350. qeth_irq(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  351. {
  352. int rc;
  353. int cstat,dstat;
  354. struct qeth_cmd_buffer *buffer;
  355. struct qeth_channel *channel;
  356. struct qeth_card *card;
  357. QETH_DBF_TEXT(trace,5,"irq");
  358. if (__qeth_check_irb_error(cdev, intparm, irb))
  359. return;
  360. cstat = irb->scsw.cstat;
  361. dstat = irb->scsw.dstat;
  362. card = CARD_FROM_CDEV(cdev);
  363. if (!card)
  364. return;
  365. if (card->read.ccwdev == cdev){
  366. channel = &card->read;
  367. QETH_DBF_TEXT(trace,5,"read");
  368. } else if (card->write.ccwdev == cdev) {
  369. channel = &card->write;
  370. QETH_DBF_TEXT(trace,5,"write");
  371. } else {
  372. channel = &card->data;
  373. QETH_DBF_TEXT(trace,5,"data");
  374. }
  375. atomic_set(&channel->irq_pending, 0);
  376. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  377. channel->state = CH_STATE_STOPPED;
  378. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  379. channel->state = CH_STATE_HALTED;
  380. /*let's wake up immediately on data channel*/
  381. if ((channel == &card->data) && (intparm != 0) &&
  382. (intparm != QETH_RCD_PARM))
  383. goto out;
  384. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  385. QETH_DBF_TEXT(trace, 6, "clrchpar");
  386. /* we don't have to handle this further */
  387. intparm = 0;
  388. }
  389. if (intparm == QETH_HALT_CHANNEL_PARM) {
  390. QETH_DBF_TEXT(trace, 6, "hltchpar");
  391. /* we don't have to handle this further */
  392. intparm = 0;
  393. }
  394. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  395. (dstat & DEV_STAT_UNIT_CHECK) ||
  396. (cstat)) {
  397. if (irb->esw.esw0.erw.cons) {
  398. /* TODO: we should make this s390dbf */
  399. PRINT_WARN("sense data available on channel %s.\n",
  400. CHANNEL_ID(channel));
  401. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  402. HEXDUMP16(WARN,"irb: ",irb);
  403. HEXDUMP16(WARN,"sense data: ",irb->ecw);
  404. }
  405. if (intparm == QETH_RCD_PARM) {
  406. channel->state = CH_STATE_DOWN;
  407. goto out;
  408. }
  409. rc = qeth_get_problem(cdev,irb);
  410. if (rc) {
  411. qeth_schedule_recovery(card);
  412. goto out;
  413. }
  414. }
  415. if (intparm == QETH_RCD_PARM) {
  416. channel->state = CH_STATE_RCD_DONE;
  417. goto out;
  418. }
  419. if (intparm) {
  420. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  421. buffer->state = BUF_STATE_PROCESSED;
  422. }
  423. if (channel == &card->data)
  424. return;
  425. if (channel == &card->read &&
  426. channel->state == CH_STATE_UP)
  427. qeth_issue_next_read(card);
  428. qeth_irq_tasklet((unsigned long)channel);
  429. return;
  430. out:
  431. wake_up(&card->wait_q);
  432. }
  433. /**
  434. * tasklet function scheduled from irq handler
  435. */
  436. static void
  437. qeth_irq_tasklet(unsigned long data)
  438. {
  439. struct qeth_card *card;
  440. struct qeth_channel *channel;
  441. struct qeth_cmd_buffer *iob;
  442. __u8 index;
  443. QETH_DBF_TEXT(trace,5,"irqtlet");
  444. channel = (struct qeth_channel *) data;
  445. iob = channel->iob;
  446. index = channel->buf_no;
  447. card = CARD_FROM_CDEV(channel->ccwdev);
  448. while (iob[index].state == BUF_STATE_PROCESSED) {
  449. if (iob[index].callback !=NULL) {
  450. iob[index].callback(channel,iob + index);
  451. }
  452. index = (index + 1) % QETH_CMD_BUFFER_NO;
  453. }
  454. channel->buf_no = index;
  455. wake_up(&card->wait_q);
  456. }
  457. static int qeth_stop_card(struct qeth_card *, int);
  458. static int
  459. __qeth_set_offline(struct ccwgroup_device *cgdev, int recovery_mode)
  460. {
  461. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  462. int rc = 0, rc2 = 0, rc3 = 0;
  463. enum qeth_card_states recover_flag;
  464. QETH_DBF_TEXT(setup, 3, "setoffl");
  465. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  466. if (card->dev && netif_carrier_ok(card->dev))
  467. netif_carrier_off(card->dev);
  468. recover_flag = card->state;
  469. if (qeth_stop_card(card, recovery_mode) == -ERESTARTSYS){
  470. PRINT_WARN("Stopping card %s interrupted by user!\n",
  471. CARD_BUS_ID(card));
  472. return -ERESTARTSYS;
  473. }
  474. rc = ccw_device_set_offline(CARD_DDEV(card));
  475. rc2 = ccw_device_set_offline(CARD_WDEV(card));
  476. rc3 = ccw_device_set_offline(CARD_RDEV(card));
  477. if (!rc)
  478. rc = (rc2) ? rc2 : rc3;
  479. if (rc)
  480. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  481. if (recover_flag == CARD_STATE_UP)
  482. card->state = CARD_STATE_RECOVER;
  483. qeth_notify_processes();
  484. return 0;
  485. }
  486. static int
  487. qeth_set_offline(struct ccwgroup_device *cgdev)
  488. {
  489. return __qeth_set_offline(cgdev, 0);
  490. }
  491. static int
  492. qeth_threads_running(struct qeth_card *card, unsigned long threads);
  493. static void
  494. qeth_remove_device(struct ccwgroup_device *cgdev)
  495. {
  496. struct qeth_card *card = (struct qeth_card *) cgdev->dev.driver_data;
  497. unsigned long flags;
  498. QETH_DBF_TEXT(setup, 3, "rmdev");
  499. QETH_DBF_HEX(setup, 3, &card, sizeof(void *));
  500. if (!card)
  501. return;
  502. wait_event(card->wait_q, qeth_threads_running(card, 0xffffffff) == 0);
  503. if (cgdev->state == CCWGROUP_ONLINE){
  504. card->use_hard_stop = 1;
  505. qeth_set_offline(cgdev);
  506. }
  507. /* remove form our internal list */
  508. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  509. list_del(&card->list);
  510. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  511. if (card->dev)
  512. unregister_netdev(card->dev);
  513. qeth_remove_device_attributes(&cgdev->dev);
  514. qeth_free_card(card);
  515. cgdev->dev.driver_data = NULL;
  516. put_device(&cgdev->dev);
  517. }
  518. static int
  519. qeth_register_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  520. static int
  521. qeth_deregister_addr_entry(struct qeth_card *, struct qeth_ipaddr *);
  522. /**
  523. * Add/remove address to/from card's ip list, i.e. try to add or remove
  524. * reference to/from an IP address that is already registered on the card.
  525. * Returns:
  526. * 0 address was on card and its reference count has been adjusted,
  527. * but is still > 0, so nothing has to be done
  528. * also returns 0 if card was not on card and the todo was to delete
  529. * the address -> there is also nothing to be done
  530. * 1 address was not on card and the todo is to add it to the card's ip
  531. * list
  532. * -1 address was on card and its reference count has been decremented
  533. * to <= 0 by the todo -> address must be removed from card
  534. */
  535. static int
  536. __qeth_ref_ip_on_card(struct qeth_card *card, struct qeth_ipaddr *todo,
  537. struct qeth_ipaddr **__addr)
  538. {
  539. struct qeth_ipaddr *addr;
  540. int found = 0;
  541. list_for_each_entry(addr, &card->ip_list, entry) {
  542. if (card->options.layer2) {
  543. if ((addr->type == todo->type) &&
  544. (memcmp(&addr->mac, &todo->mac,
  545. OSA_ADDR_LEN) == 0)) {
  546. found = 1;
  547. break;
  548. }
  549. continue;
  550. }
  551. if ((addr->proto == QETH_PROT_IPV4) &&
  552. (todo->proto == QETH_PROT_IPV4) &&
  553. (addr->type == todo->type) &&
  554. (addr->u.a4.addr == todo->u.a4.addr) &&
  555. (addr->u.a4.mask == todo->u.a4.mask)) {
  556. found = 1;
  557. break;
  558. }
  559. if ((addr->proto == QETH_PROT_IPV6) &&
  560. (todo->proto == QETH_PROT_IPV6) &&
  561. (addr->type == todo->type) &&
  562. (addr->u.a6.pfxlen == todo->u.a6.pfxlen) &&
  563. (memcmp(&addr->u.a6.addr, &todo->u.a6.addr,
  564. sizeof(struct in6_addr)) == 0)) {
  565. found = 1;
  566. break;
  567. }
  568. }
  569. if (found) {
  570. addr->users += todo->users;
  571. if (addr->users <= 0){
  572. *__addr = addr;
  573. return -1;
  574. } else {
  575. /* for VIPA and RXIP limit refcount to 1 */
  576. if (addr->type != QETH_IP_TYPE_NORMAL)
  577. addr->users = 1;
  578. return 0;
  579. }
  580. }
  581. if (todo->users > 0) {
  582. /* for VIPA and RXIP limit refcount to 1 */
  583. if (todo->type != QETH_IP_TYPE_NORMAL)
  584. todo->users = 1;
  585. return 1;
  586. } else
  587. return 0;
  588. }
  589. static int
  590. __qeth_address_exists_in_list(struct list_head *list, struct qeth_ipaddr *addr,
  591. int same_type)
  592. {
  593. struct qeth_ipaddr *tmp;
  594. list_for_each_entry(tmp, list, entry) {
  595. if ((tmp->proto == QETH_PROT_IPV4) &&
  596. (addr->proto == QETH_PROT_IPV4) &&
  597. ((same_type && (tmp->type == addr->type)) ||
  598. (!same_type && (tmp->type != addr->type)) ) &&
  599. (tmp->u.a4.addr == addr->u.a4.addr) ){
  600. return 1;
  601. }
  602. if ((tmp->proto == QETH_PROT_IPV6) &&
  603. (addr->proto == QETH_PROT_IPV6) &&
  604. ((same_type && (tmp->type == addr->type)) ||
  605. (!same_type && (tmp->type != addr->type)) ) &&
  606. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  607. sizeof(struct in6_addr)) == 0) ) {
  608. return 1;
  609. }
  610. }
  611. return 0;
  612. }
  613. /*
  614. * Add IP to be added to todo list. If there is already an "add todo"
  615. * in this list we just incremenent the reference count.
  616. * Returns 0 if we just incremented reference count.
  617. */
  618. static int
  619. __qeth_insert_ip_todo(struct qeth_card *card, struct qeth_ipaddr *addr, int add)
  620. {
  621. struct qeth_ipaddr *tmp, *t;
  622. int found = 0;
  623. list_for_each_entry_safe(tmp, t, card->ip_tbd_list, entry) {
  624. if ((addr->type == QETH_IP_TYPE_DEL_ALL_MC) &&
  625. (tmp->type == QETH_IP_TYPE_DEL_ALL_MC))
  626. return 0;
  627. if (card->options.layer2) {
  628. if ((tmp->type == addr->type) &&
  629. (tmp->is_multicast == addr->is_multicast) &&
  630. (memcmp(&tmp->mac, &addr->mac,
  631. OSA_ADDR_LEN) == 0)) {
  632. found = 1;
  633. break;
  634. }
  635. continue;
  636. }
  637. if ((tmp->proto == QETH_PROT_IPV4) &&
  638. (addr->proto == QETH_PROT_IPV4) &&
  639. (tmp->type == addr->type) &&
  640. (tmp->is_multicast == addr->is_multicast) &&
  641. (tmp->u.a4.addr == addr->u.a4.addr) &&
  642. (tmp->u.a4.mask == addr->u.a4.mask)) {
  643. found = 1;
  644. break;
  645. }
  646. if ((tmp->proto == QETH_PROT_IPV6) &&
  647. (addr->proto == QETH_PROT_IPV6) &&
  648. (tmp->type == addr->type) &&
  649. (tmp->is_multicast == addr->is_multicast) &&
  650. (tmp->u.a6.pfxlen == addr->u.a6.pfxlen) &&
  651. (memcmp(&tmp->u.a6.addr, &addr->u.a6.addr,
  652. sizeof(struct in6_addr)) == 0)) {
  653. found = 1;
  654. break;
  655. }
  656. }
  657. if (found){
  658. if (addr->users != 0)
  659. tmp->users += addr->users;
  660. else
  661. tmp->users += add? 1:-1;
  662. if (tmp->users == 0) {
  663. list_del(&tmp->entry);
  664. kfree(tmp);
  665. }
  666. return 0;
  667. } else {
  668. if (addr->type == QETH_IP_TYPE_DEL_ALL_MC)
  669. list_add(&addr->entry, card->ip_tbd_list);
  670. else {
  671. if (addr->users == 0)
  672. addr->users += add? 1:-1;
  673. if (add && (addr->type == QETH_IP_TYPE_NORMAL) &&
  674. qeth_is_addr_covered_by_ipato(card, addr)){
  675. QETH_DBF_TEXT(trace, 2, "tkovaddr");
  676. addr->set_flags |= QETH_IPA_SETIP_TAKEOVER_FLAG;
  677. }
  678. list_add_tail(&addr->entry, card->ip_tbd_list);
  679. }
  680. return 1;
  681. }
  682. }
  683. /**
  684. * Remove IP address from list
  685. */
  686. static int
  687. qeth_delete_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  688. {
  689. unsigned long flags;
  690. int rc = 0;
  691. QETH_DBF_TEXT(trace, 4, "delip");
  692. if (card->options.layer2)
  693. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  694. else if (addr->proto == QETH_PROT_IPV4)
  695. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  696. else {
  697. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  698. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  699. }
  700. spin_lock_irqsave(&card->ip_lock, flags);
  701. rc = __qeth_insert_ip_todo(card, addr, 0);
  702. spin_unlock_irqrestore(&card->ip_lock, flags);
  703. return rc;
  704. }
  705. static int
  706. qeth_add_ip(struct qeth_card *card, struct qeth_ipaddr *addr)
  707. {
  708. unsigned long flags;
  709. int rc = 0;
  710. QETH_DBF_TEXT(trace, 4, "addip");
  711. if (card->options.layer2)
  712. QETH_DBF_HEX(trace, 4, &addr->mac, 6);
  713. else if (addr->proto == QETH_PROT_IPV4)
  714. QETH_DBF_HEX(trace, 4, &addr->u.a4.addr, 4);
  715. else {
  716. QETH_DBF_HEX(trace, 4, &addr->u.a6.addr, 8);
  717. QETH_DBF_HEX(trace, 4, ((char *)&addr->u.a6.addr) + 8, 8);
  718. }
  719. spin_lock_irqsave(&card->ip_lock, flags);
  720. rc = __qeth_insert_ip_todo(card, addr, 1);
  721. spin_unlock_irqrestore(&card->ip_lock, flags);
  722. return rc;
  723. }
  724. static void
  725. __qeth_delete_all_mc(struct qeth_card *card, unsigned long *flags)
  726. {
  727. struct qeth_ipaddr *addr, *tmp;
  728. int rc;
  729. again:
  730. list_for_each_entry_safe(addr, tmp, &card->ip_list, entry) {
  731. if (addr->is_multicast) {
  732. spin_unlock_irqrestore(&card->ip_lock, *flags);
  733. rc = qeth_deregister_addr_entry(card, addr);
  734. spin_lock_irqsave(&card->ip_lock, *flags);
  735. if (!rc) {
  736. list_del(&addr->entry);
  737. kfree(addr);
  738. goto again;
  739. }
  740. }
  741. }
  742. }
  743. static void
  744. qeth_set_ip_addr_list(struct qeth_card *card)
  745. {
  746. struct list_head *tbd_list;
  747. struct qeth_ipaddr *todo, *addr;
  748. unsigned long flags;
  749. int rc;
  750. QETH_DBF_TEXT(trace, 2, "sdiplist");
  751. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  752. spin_lock_irqsave(&card->ip_lock, flags);
  753. tbd_list = card->ip_tbd_list;
  754. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_ATOMIC);
  755. if (!card->ip_tbd_list) {
  756. QETH_DBF_TEXT(trace, 0, "silnomem");
  757. card->ip_tbd_list = tbd_list;
  758. spin_unlock_irqrestore(&card->ip_lock, flags);
  759. return;
  760. } else
  761. INIT_LIST_HEAD(card->ip_tbd_list);
  762. while (!list_empty(tbd_list)){
  763. todo = list_entry(tbd_list->next, struct qeth_ipaddr, entry);
  764. list_del(&todo->entry);
  765. if (todo->type == QETH_IP_TYPE_DEL_ALL_MC){
  766. __qeth_delete_all_mc(card, &flags);
  767. kfree(todo);
  768. continue;
  769. }
  770. rc = __qeth_ref_ip_on_card(card, todo, &addr);
  771. if (rc == 0) {
  772. /* nothing to be done; only adjusted refcount */
  773. kfree(todo);
  774. } else if (rc == 1) {
  775. /* new entry to be added to on-card list */
  776. spin_unlock_irqrestore(&card->ip_lock, flags);
  777. rc = qeth_register_addr_entry(card, todo);
  778. spin_lock_irqsave(&card->ip_lock, flags);
  779. if (!rc)
  780. list_add_tail(&todo->entry, &card->ip_list);
  781. else
  782. kfree(todo);
  783. } else if (rc == -1) {
  784. /* on-card entry to be removed */
  785. list_del_init(&addr->entry);
  786. spin_unlock_irqrestore(&card->ip_lock, flags);
  787. rc = qeth_deregister_addr_entry(card, addr);
  788. spin_lock_irqsave(&card->ip_lock, flags);
  789. if (!rc)
  790. kfree(addr);
  791. else
  792. list_add_tail(&addr->entry, &card->ip_list);
  793. kfree(todo);
  794. }
  795. }
  796. spin_unlock_irqrestore(&card->ip_lock, flags);
  797. kfree(tbd_list);
  798. }
  799. static void qeth_delete_mc_addresses(struct qeth_card *);
  800. static void qeth_add_multicast_ipv4(struct qeth_card *);
  801. static void qeth_layer2_add_multicast(struct qeth_card *);
  802. #ifdef CONFIG_QETH_IPV6
  803. static void qeth_add_multicast_ipv6(struct qeth_card *);
  804. #endif
  805. static int
  806. qeth_set_thread_start_bit(struct qeth_card *card, unsigned long thread)
  807. {
  808. unsigned long flags;
  809. spin_lock_irqsave(&card->thread_mask_lock, flags);
  810. if ( !(card->thread_allowed_mask & thread) ||
  811. (card->thread_start_mask & thread) ) {
  812. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  813. return -EPERM;
  814. }
  815. card->thread_start_mask |= thread;
  816. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  817. return 0;
  818. }
  819. static void
  820. qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  821. {
  822. unsigned long flags;
  823. spin_lock_irqsave(&card->thread_mask_lock, flags);
  824. card->thread_start_mask &= ~thread;
  825. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  826. wake_up(&card->wait_q);
  827. }
  828. static void
  829. qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  830. {
  831. unsigned long flags;
  832. spin_lock_irqsave(&card->thread_mask_lock, flags);
  833. card->thread_running_mask &= ~thread;
  834. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  835. wake_up(&card->wait_q);
  836. }
  837. static int
  838. __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  839. {
  840. unsigned long flags;
  841. int rc = 0;
  842. spin_lock_irqsave(&card->thread_mask_lock, flags);
  843. if (card->thread_start_mask & thread){
  844. if ((card->thread_allowed_mask & thread) &&
  845. !(card->thread_running_mask & thread)){
  846. rc = 1;
  847. card->thread_start_mask &= ~thread;
  848. card->thread_running_mask |= thread;
  849. } else
  850. rc = -EPERM;
  851. }
  852. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  853. return rc;
  854. }
  855. static int
  856. qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  857. {
  858. int rc = 0;
  859. wait_event(card->wait_q,
  860. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  861. return rc;
  862. }
  863. static int
  864. qeth_recover(void *ptr)
  865. {
  866. struct qeth_card *card;
  867. int rc = 0;
  868. card = (struct qeth_card *) ptr;
  869. daemonize("qeth_recover");
  870. QETH_DBF_TEXT(trace,2,"recover1");
  871. QETH_DBF_HEX(trace, 2, &card, sizeof(void *));
  872. if (!qeth_do_run_thread(card, QETH_RECOVER_THREAD))
  873. return 0;
  874. QETH_DBF_TEXT(trace,2,"recover2");
  875. PRINT_WARN("Recovery of device %s started ...\n",
  876. CARD_BUS_ID(card));
  877. card->use_hard_stop = 1;
  878. __qeth_set_offline(card->gdev,1);
  879. rc = __qeth_set_online(card->gdev,1);
  880. /* don't run another scheduled recovery */
  881. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  882. qeth_clear_thread_running_bit(card, QETH_RECOVER_THREAD);
  883. if (!rc)
  884. PRINT_INFO("Device %s successfully recovered!\n",
  885. CARD_BUS_ID(card));
  886. else
  887. PRINT_INFO("Device %s could not be recovered!\n",
  888. CARD_BUS_ID(card));
  889. return 0;
  890. }
  891. void
  892. qeth_schedule_recovery(struct qeth_card *card)
  893. {
  894. QETH_DBF_TEXT(trace,2,"startrec");
  895. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  896. schedule_work(&card->kernel_thread_starter);
  897. }
  898. static int
  899. qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  900. {
  901. unsigned long flags;
  902. int rc = 0;
  903. spin_lock_irqsave(&card->thread_mask_lock, flags);
  904. QETH_DBF_TEXT_(trace, 4, " %02x%02x%02x",
  905. (u8) card->thread_start_mask,
  906. (u8) card->thread_allowed_mask,
  907. (u8) card->thread_running_mask);
  908. rc = (card->thread_start_mask & thread);
  909. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  910. return rc;
  911. }
  912. static void
  913. qeth_start_kernel_thread(struct work_struct *work)
  914. {
  915. struct qeth_card *card = container_of(work, struct qeth_card, kernel_thread_starter);
  916. QETH_DBF_TEXT(trace , 2, "strthrd");
  917. if (card->read.state != CH_STATE_UP &&
  918. card->write.state != CH_STATE_UP)
  919. return;
  920. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  921. kernel_thread(qeth_recover, (void *) card, SIGCHLD);
  922. }
  923. static void
  924. qeth_set_intial_options(struct qeth_card *card)
  925. {
  926. card->options.route4.type = NO_ROUTER;
  927. #ifdef CONFIG_QETH_IPV6
  928. card->options.route6.type = NO_ROUTER;
  929. #endif /* QETH_IPV6 */
  930. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  931. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  932. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  933. card->options.fake_broadcast = 0;
  934. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  935. card->options.fake_ll = 0;
  936. if (card->info.type == QETH_CARD_TYPE_OSN)
  937. card->options.layer2 = 1;
  938. else
  939. card->options.layer2 = 0;
  940. card->options.performance_stats = 0;
  941. card->options.rx_sg_cb = QETH_RX_SG_CB;
  942. }
  943. /**
  944. * initialize channels ,card and all state machines
  945. */
  946. static int
  947. qeth_setup_card(struct qeth_card *card)
  948. {
  949. QETH_DBF_TEXT(setup, 2, "setupcrd");
  950. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  951. card->read.state = CH_STATE_DOWN;
  952. card->write.state = CH_STATE_DOWN;
  953. card->data.state = CH_STATE_DOWN;
  954. card->state = CARD_STATE_DOWN;
  955. card->lan_online = 0;
  956. card->use_hard_stop = 0;
  957. card->dev = NULL;
  958. #ifdef CONFIG_QETH_VLAN
  959. spin_lock_init(&card->vlanlock);
  960. card->vlangrp = NULL;
  961. #endif
  962. spin_lock_init(&card->lock);
  963. spin_lock_init(&card->ip_lock);
  964. spin_lock_init(&card->thread_mask_lock);
  965. card->thread_start_mask = 0;
  966. card->thread_allowed_mask = 0;
  967. card->thread_running_mask = 0;
  968. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  969. INIT_LIST_HEAD(&card->ip_list);
  970. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  971. if (!card->ip_tbd_list) {
  972. QETH_DBF_TEXT(setup, 0, "iptbdnom");
  973. return -ENOMEM;
  974. }
  975. INIT_LIST_HEAD(card->ip_tbd_list);
  976. INIT_LIST_HEAD(&card->cmd_waiter_list);
  977. init_waitqueue_head(&card->wait_q);
  978. /* intial options */
  979. qeth_set_intial_options(card);
  980. /* IP address takeover */
  981. INIT_LIST_HEAD(&card->ipato.entries);
  982. card->ipato.enabled = 0;
  983. card->ipato.invert4 = 0;
  984. card->ipato.invert6 = 0;
  985. /* init QDIO stuff */
  986. qeth_init_qdio_info(card);
  987. return 0;
  988. }
  989. static int
  990. is_1920_device (struct qeth_card *card)
  991. {
  992. int single_queue = 0;
  993. struct ccw_device *ccwdev;
  994. struct channelPath_dsc {
  995. u8 flags;
  996. u8 lsn;
  997. u8 desc;
  998. u8 chpid;
  999. u8 swla;
  1000. u8 zeroes;
  1001. u8 chla;
  1002. u8 chpp;
  1003. } *chp_dsc;
  1004. QETH_DBF_TEXT(setup, 2, "chk_1920");
  1005. ccwdev = card->data.ccwdev;
  1006. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  1007. if (chp_dsc != NULL) {
  1008. /* CHPP field bit 6 == 1 -> single queue */
  1009. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  1010. kfree(chp_dsc);
  1011. }
  1012. QETH_DBF_TEXT_(setup, 2, "rc:%x", single_queue);
  1013. return single_queue;
  1014. }
  1015. static int
  1016. qeth_determine_card_type(struct qeth_card *card)
  1017. {
  1018. int i = 0;
  1019. QETH_DBF_TEXT(setup, 2, "detcdtyp");
  1020. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1021. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1022. while (known_devices[i][4]) {
  1023. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1024. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1025. card->info.type = known_devices[i][4];
  1026. card->qdio.no_out_queues = known_devices[i][8];
  1027. card->info.is_multicast_different = known_devices[i][9];
  1028. if (is_1920_device(card)) {
  1029. PRINT_INFO("Priority Queueing not able "
  1030. "due to hardware limitations!\n");
  1031. card->qdio.no_out_queues = 1;
  1032. card->qdio.default_out_queue = 0;
  1033. }
  1034. return 0;
  1035. }
  1036. i++;
  1037. }
  1038. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1039. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1040. return -ENOENT;
  1041. }
  1042. static int
  1043. qeth_probe_device(struct ccwgroup_device *gdev)
  1044. {
  1045. struct qeth_card *card;
  1046. struct device *dev;
  1047. unsigned long flags;
  1048. int rc;
  1049. QETH_DBF_TEXT(setup, 2, "probedev");
  1050. dev = &gdev->dev;
  1051. if (!get_device(dev))
  1052. return -ENODEV;
  1053. QETH_DBF_TEXT_(setup, 2, "%s", gdev->dev.bus_id);
  1054. card = qeth_alloc_card();
  1055. if (!card) {
  1056. put_device(dev);
  1057. QETH_DBF_TEXT_(setup, 2, "1err%d", -ENOMEM);
  1058. return -ENOMEM;
  1059. }
  1060. card->read.ccwdev = gdev->cdev[0];
  1061. card->write.ccwdev = gdev->cdev[1];
  1062. card->data.ccwdev = gdev->cdev[2];
  1063. gdev->dev.driver_data = card;
  1064. card->gdev = gdev;
  1065. gdev->cdev[0]->handler = qeth_irq;
  1066. gdev->cdev[1]->handler = qeth_irq;
  1067. gdev->cdev[2]->handler = qeth_irq;
  1068. if ((rc = qeth_determine_card_type(card))){
  1069. PRINT_WARN("%s: not a valid card type\n", __func__);
  1070. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1071. put_device(dev);
  1072. qeth_free_card(card);
  1073. return rc;
  1074. }
  1075. if ((rc = qeth_setup_card(card))){
  1076. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1077. put_device(dev);
  1078. qeth_free_card(card);
  1079. return rc;
  1080. }
  1081. rc = qeth_create_device_attributes(dev);
  1082. if (rc) {
  1083. put_device(dev);
  1084. qeth_free_card(card);
  1085. return rc;
  1086. }
  1087. /* insert into our internal list */
  1088. write_lock_irqsave(&qeth_card_list.rwlock, flags);
  1089. list_add_tail(&card->list, &qeth_card_list.list);
  1090. write_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  1091. return rc;
  1092. }
  1093. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1094. int *length)
  1095. {
  1096. struct ciw *ciw;
  1097. char *rcd_buf;
  1098. int ret;
  1099. struct qeth_channel *channel = &card->data;
  1100. unsigned long flags;
  1101. /*
  1102. * scan for RCD command in extended SenseID data
  1103. */
  1104. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1105. if (!ciw || ciw->cmd == 0)
  1106. return -EOPNOTSUPP;
  1107. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1108. if (!rcd_buf)
  1109. return -ENOMEM;
  1110. channel->ccw.cmd_code = ciw->cmd;
  1111. channel->ccw.cda = (__u32) __pa (rcd_buf);
  1112. channel->ccw.count = ciw->count;
  1113. channel->ccw.flags = CCW_FLAG_SLI;
  1114. channel->state = CH_STATE_RCD;
  1115. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1116. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1117. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1118. QETH_RCD_TIMEOUT);
  1119. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1120. if (!ret)
  1121. wait_event(card->wait_q,
  1122. (channel->state == CH_STATE_RCD_DONE ||
  1123. channel->state == CH_STATE_DOWN));
  1124. if (channel->state == CH_STATE_DOWN)
  1125. ret = -EIO;
  1126. else
  1127. channel->state = CH_STATE_DOWN;
  1128. if (ret) {
  1129. kfree(rcd_buf);
  1130. *buffer = NULL;
  1131. *length = 0;
  1132. } else {
  1133. *length = ciw->count;
  1134. *buffer = rcd_buf;
  1135. }
  1136. return ret;
  1137. }
  1138. static int
  1139. qeth_get_unitaddr(struct qeth_card *card)
  1140. {
  1141. int length;
  1142. char *prcd;
  1143. int rc;
  1144. QETH_DBF_TEXT(setup, 2, "getunit");
  1145. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  1146. if (rc) {
  1147. PRINT_ERR("qeth_read_conf_data for device %s returned %i\n",
  1148. CARD_DDEV_ID(card), rc);
  1149. return rc;
  1150. }
  1151. card->info.chpid = prcd[30];
  1152. card->info.unit_addr2 = prcd[31];
  1153. card->info.cula = prcd[63];
  1154. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1155. (prcd[0x11] == _ascebc['M']));
  1156. kfree(prcd);
  1157. return 0;
  1158. }
  1159. static void
  1160. qeth_init_tokens(struct qeth_card *card)
  1161. {
  1162. card->token.issuer_rm_w = 0x00010103UL;
  1163. card->token.cm_filter_w = 0x00010108UL;
  1164. card->token.cm_connection_w = 0x0001010aUL;
  1165. card->token.ulp_filter_w = 0x0001010bUL;
  1166. card->token.ulp_connection_w = 0x0001010dUL;
  1167. }
  1168. static inline __u16
  1169. raw_devno_from_bus_id(char *id)
  1170. {
  1171. id += (strlen(id) - 4);
  1172. return (__u16) simple_strtoul(id, &id, 16);
  1173. }
  1174. /**
  1175. * setup channel
  1176. */
  1177. static void
  1178. qeth_setup_ccw(struct qeth_channel *channel,unsigned char *iob, __u32 len)
  1179. {
  1180. struct qeth_card *card;
  1181. QETH_DBF_TEXT(trace, 4, "setupccw");
  1182. card = CARD_FROM_CDEV(channel->ccwdev);
  1183. if (channel == &card->read)
  1184. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1185. else
  1186. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1187. channel->ccw.count = len;
  1188. channel->ccw.cda = (__u32) __pa(iob);
  1189. }
  1190. /**
  1191. * get free buffer for ccws (IDX activation, lancmds,ipassists...)
  1192. */
  1193. static struct qeth_cmd_buffer *
  1194. __qeth_get_buffer(struct qeth_channel *channel)
  1195. {
  1196. __u8 index;
  1197. QETH_DBF_TEXT(trace, 6, "getbuff");
  1198. index = channel->io_buf_no;
  1199. do {
  1200. if (channel->iob[index].state == BUF_STATE_FREE) {
  1201. channel->iob[index].state = BUF_STATE_LOCKED;
  1202. channel->io_buf_no = (channel->io_buf_no + 1) %
  1203. QETH_CMD_BUFFER_NO;
  1204. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  1205. return channel->iob + index;
  1206. }
  1207. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1208. } while(index != channel->io_buf_no);
  1209. return NULL;
  1210. }
  1211. /**
  1212. * release command buffer
  1213. */
  1214. static void
  1215. qeth_release_buffer(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1216. {
  1217. unsigned long flags;
  1218. QETH_DBF_TEXT(trace, 6, "relbuff");
  1219. spin_lock_irqsave(&channel->iob_lock, flags);
  1220. memset(iob->data, 0, QETH_BUFSIZE);
  1221. iob->state = BUF_STATE_FREE;
  1222. iob->callback = qeth_send_control_data_cb;
  1223. iob->rc = 0;
  1224. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1225. }
  1226. static struct qeth_cmd_buffer *
  1227. qeth_get_buffer(struct qeth_channel *channel)
  1228. {
  1229. struct qeth_cmd_buffer *buffer = NULL;
  1230. unsigned long flags;
  1231. spin_lock_irqsave(&channel->iob_lock, flags);
  1232. buffer = __qeth_get_buffer(channel);
  1233. spin_unlock_irqrestore(&channel->iob_lock, flags);
  1234. return buffer;
  1235. }
  1236. static struct qeth_cmd_buffer *
  1237. qeth_wait_for_buffer(struct qeth_channel *channel)
  1238. {
  1239. struct qeth_cmd_buffer *buffer;
  1240. wait_event(channel->wait_q,
  1241. ((buffer = qeth_get_buffer(channel)) != NULL));
  1242. return buffer;
  1243. }
  1244. static void
  1245. qeth_clear_cmd_buffers(struct qeth_channel *channel)
  1246. {
  1247. int cnt;
  1248. for (cnt=0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1249. qeth_release_buffer(channel,&channel->iob[cnt]);
  1250. channel->buf_no = 0;
  1251. channel->io_buf_no = 0;
  1252. }
  1253. /**
  1254. * start IDX for read and write channel
  1255. */
  1256. static int
  1257. qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1258. void (*idx_reply_cb)(struct qeth_channel *,
  1259. struct qeth_cmd_buffer *))
  1260. {
  1261. struct qeth_cmd_buffer *iob;
  1262. unsigned long flags;
  1263. int rc;
  1264. struct qeth_card *card;
  1265. QETH_DBF_TEXT(setup, 2, "idxanswr");
  1266. card = CARD_FROM_CDEV(channel->ccwdev);
  1267. iob = qeth_get_buffer(channel);
  1268. iob->callback = idx_reply_cb;
  1269. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1270. channel->ccw.count = QETH_BUFSIZE;
  1271. channel->ccw.cda = (__u32) __pa(iob->data);
  1272. wait_event(card->wait_q,
  1273. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1274. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1275. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1276. rc = ccw_device_start(channel->ccwdev,
  1277. &channel->ccw,(addr_t) iob, 0, 0);
  1278. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1279. if (rc) {
  1280. PRINT_ERR("qeth: Error2 in activating channel rc=%d\n",rc);
  1281. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  1282. atomic_set(&channel->irq_pending, 0);
  1283. wake_up(&card->wait_q);
  1284. return rc;
  1285. }
  1286. rc = wait_event_interruptible_timeout(card->wait_q,
  1287. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1288. if (rc == -ERESTARTSYS)
  1289. return rc;
  1290. if (channel->state != CH_STATE_UP){
  1291. rc = -ETIME;
  1292. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  1293. qeth_clear_cmd_buffers(channel);
  1294. } else
  1295. rc = 0;
  1296. return rc;
  1297. }
  1298. static int
  1299. qeth_idx_activate_channel(struct qeth_channel *channel,
  1300. void (*idx_reply_cb)(struct qeth_channel *,
  1301. struct qeth_cmd_buffer *))
  1302. {
  1303. struct qeth_card *card;
  1304. struct qeth_cmd_buffer *iob;
  1305. unsigned long flags;
  1306. __u16 temp;
  1307. int rc;
  1308. card = CARD_FROM_CDEV(channel->ccwdev);
  1309. QETH_DBF_TEXT(setup, 2, "idxactch");
  1310. iob = qeth_get_buffer(channel);
  1311. iob->callback = idx_reply_cb;
  1312. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1313. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1314. channel->ccw.cda = (__u32) __pa(iob->data);
  1315. if (channel == &card->write) {
  1316. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1317. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1318. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1319. card->seqno.trans_hdr++;
  1320. } else {
  1321. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1322. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1323. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1324. }
  1325. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1326. &card->token.issuer_rm_w,QETH_MPC_TOKEN_LENGTH);
  1327. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1328. &card->info.func_level,sizeof(__u16));
  1329. temp = raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1330. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1331. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1332. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1333. wait_event(card->wait_q,
  1334. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1335. QETH_DBF_TEXT(setup, 6, "noirqpnd");
  1336. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1337. rc = ccw_device_start(channel->ccwdev,
  1338. &channel->ccw,(addr_t) iob, 0, 0);
  1339. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1340. if (rc) {
  1341. PRINT_ERR("qeth: Error1 in activating channel. rc=%d\n",rc);
  1342. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  1343. atomic_set(&channel->irq_pending, 0);
  1344. wake_up(&card->wait_q);
  1345. return rc;
  1346. }
  1347. rc = wait_event_interruptible_timeout(card->wait_q,
  1348. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1349. if (rc == -ERESTARTSYS)
  1350. return rc;
  1351. if (channel->state != CH_STATE_ACTIVATING) {
  1352. PRINT_WARN("qeth: IDX activate timed out!\n");
  1353. QETH_DBF_TEXT_(setup, 2, "2err%d", -ETIME);
  1354. qeth_clear_cmd_buffers(channel);
  1355. return -ETIME;
  1356. }
  1357. return qeth_idx_activate_get_answer(channel,idx_reply_cb);
  1358. }
  1359. static int
  1360. qeth_peer_func_level(int level)
  1361. {
  1362. if ((level & 0xff) == 8)
  1363. return (level & 0xff) + 0x400;
  1364. if (((level >> 8) & 3) == 1)
  1365. return (level & 0xff) + 0x200;
  1366. return level;
  1367. }
  1368. static void
  1369. qeth_idx_write_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1370. {
  1371. struct qeth_card *card;
  1372. __u16 temp;
  1373. QETH_DBF_TEXT(setup ,2, "idxwrcb");
  1374. if (channel->state == CH_STATE_DOWN) {
  1375. channel->state = CH_STATE_ACTIVATING;
  1376. goto out;
  1377. }
  1378. card = CARD_FROM_CDEV(channel->ccwdev);
  1379. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1380. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1381. PRINT_ERR("IDX_ACTIVATE on write channel device %s: "
  1382. "adapter exclusively used by another host\n",
  1383. CARD_WDEV_ID(card));
  1384. else
  1385. PRINT_ERR("IDX_ACTIVATE on write channel device %s: "
  1386. "negative reply\n", CARD_WDEV_ID(card));
  1387. goto out;
  1388. }
  1389. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1390. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1391. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1392. "function level mismatch "
  1393. "(sent: 0x%x, received: 0x%x)\n",
  1394. CARD_WDEV_ID(card), card->info.func_level, temp);
  1395. goto out;
  1396. }
  1397. channel->state = CH_STATE_UP;
  1398. out:
  1399. qeth_release_buffer(channel, iob);
  1400. }
  1401. static int
  1402. qeth_check_idx_response(unsigned char *buffer)
  1403. {
  1404. if (!buffer)
  1405. return 0;
  1406. QETH_DBF_HEX(control, 2, buffer, QETH_DBF_CONTROL_LEN);
  1407. if ((buffer[2] & 0xc0) == 0xc0) {
  1408. PRINT_WARN("received an IDX TERMINATE "
  1409. "with cause code 0x%02x%s\n",
  1410. buffer[4],
  1411. ((buffer[4] == 0x22) ?
  1412. " -- try another portname" : ""));
  1413. QETH_DBF_TEXT(trace, 2, "ckidxres");
  1414. QETH_DBF_TEXT(trace, 2, " idxterm");
  1415. QETH_DBF_TEXT_(trace, 2, " rc%d", -EIO);
  1416. return -EIO;
  1417. }
  1418. return 0;
  1419. }
  1420. static void
  1421. qeth_idx_read_cb(struct qeth_channel *channel, struct qeth_cmd_buffer *iob)
  1422. {
  1423. struct qeth_card *card;
  1424. __u16 temp;
  1425. QETH_DBF_TEXT(setup , 2, "idxrdcb");
  1426. if (channel->state == CH_STATE_DOWN) {
  1427. channel->state = CH_STATE_ACTIVATING;
  1428. goto out;
  1429. }
  1430. card = CARD_FROM_CDEV(channel->ccwdev);
  1431. if (qeth_check_idx_response(iob->data)) {
  1432. goto out;
  1433. }
  1434. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1435. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1436. PRINT_ERR("IDX_ACTIVATE on read channel device %s: "
  1437. "adapter exclusively used by another host\n",
  1438. CARD_RDEV_ID(card));
  1439. else
  1440. PRINT_ERR("IDX_ACTIVATE on read channel device %s: "
  1441. "negative reply\n", CARD_RDEV_ID(card));
  1442. goto out;
  1443. }
  1444. /**
  1445. * temporary fix for microcode bug
  1446. * to revert it,replace OR by AND
  1447. */
  1448. if ( (!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1449. (card->info.type == QETH_CARD_TYPE_OSAE) )
  1450. card->info.portname_required = 1;
  1451. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1452. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1453. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1454. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1455. CARD_RDEV_ID(card), card->info.func_level, temp);
  1456. goto out;
  1457. }
  1458. memcpy(&card->token.issuer_rm_r,
  1459. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1460. QETH_MPC_TOKEN_LENGTH);
  1461. memcpy(&card->info.mcl_level[0],
  1462. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1463. channel->state = CH_STATE_UP;
  1464. out:
  1465. qeth_release_buffer(channel,iob);
  1466. }
  1467. static int
  1468. qeth_issue_next_read(struct qeth_card *card)
  1469. {
  1470. int rc;
  1471. struct qeth_cmd_buffer *iob;
  1472. QETH_DBF_TEXT(trace,5,"issnxrd");
  1473. if (card->read.state != CH_STATE_UP)
  1474. return -EIO;
  1475. iob = qeth_get_buffer(&card->read);
  1476. if (!iob) {
  1477. PRINT_WARN("issue_next_read failed: no iob available!\n");
  1478. return -ENOMEM;
  1479. }
  1480. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  1481. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1482. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  1483. (addr_t) iob, 0, 0);
  1484. if (rc) {
  1485. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  1486. atomic_set(&card->read.irq_pending, 0);
  1487. qeth_schedule_recovery(card);
  1488. wake_up(&card->wait_q);
  1489. }
  1490. return rc;
  1491. }
  1492. static struct qeth_reply *
  1493. qeth_alloc_reply(struct qeth_card *card)
  1494. {
  1495. struct qeth_reply *reply;
  1496. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  1497. if (reply){
  1498. atomic_set(&reply->refcnt, 1);
  1499. atomic_set(&reply->received, 0);
  1500. reply->card = card;
  1501. };
  1502. return reply;
  1503. }
  1504. static void
  1505. qeth_get_reply(struct qeth_reply *reply)
  1506. {
  1507. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1508. atomic_inc(&reply->refcnt);
  1509. }
  1510. static void
  1511. qeth_put_reply(struct qeth_reply *reply)
  1512. {
  1513. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  1514. if (atomic_dec_and_test(&reply->refcnt))
  1515. kfree(reply);
  1516. }
  1517. static void
  1518. qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, struct qeth_card *card)
  1519. {
  1520. int rc;
  1521. int com;
  1522. char * ipa_name;
  1523. com = cmd->hdr.command;
  1524. rc = cmd->hdr.return_code;
  1525. ipa_name = qeth_get_ipa_cmd_name(com);
  1526. PRINT_ERR("%s(x%X) for %s returned x%X \"%s\"\n", ipa_name, com,
  1527. QETH_CARD_IFNAME(card), rc, qeth_get_ipa_msg(rc));
  1528. }
  1529. static struct qeth_ipa_cmd *
  1530. qeth_check_ipa_data(struct qeth_card *card, struct qeth_cmd_buffer *iob)
  1531. {
  1532. struct qeth_ipa_cmd *cmd = NULL;
  1533. QETH_DBF_TEXT(trace,5,"chkipad");
  1534. if (IS_IPA(iob->data)){
  1535. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  1536. if (IS_IPA_REPLY(cmd)) {
  1537. if (cmd->hdr.return_code)
  1538. qeth_issue_ipa_msg(cmd, card);
  1539. return cmd;
  1540. }
  1541. else {
  1542. switch (cmd->hdr.command) {
  1543. case IPA_CMD_STOPLAN:
  1544. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  1545. "there is a network problem or "
  1546. "someone pulled the cable or "
  1547. "disabled the port.\n",
  1548. QETH_CARD_IFNAME(card),
  1549. card->info.chpid);
  1550. card->lan_online = 0;
  1551. if (card->dev && netif_carrier_ok(card->dev))
  1552. netif_carrier_off(card->dev);
  1553. return NULL;
  1554. case IPA_CMD_STARTLAN:
  1555. PRINT_INFO("Link reestablished on %s "
  1556. "(CHPID 0x%X). Scheduling "
  1557. "IP address reset.\n",
  1558. QETH_CARD_IFNAME(card),
  1559. card->info.chpid);
  1560. netif_carrier_on(card->dev);
  1561. qeth_schedule_recovery(card);
  1562. return NULL;
  1563. case IPA_CMD_MODCCID:
  1564. return cmd;
  1565. case IPA_CMD_REGISTER_LOCAL_ADDR:
  1566. QETH_DBF_TEXT(trace,3, "irla");
  1567. break;
  1568. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  1569. QETH_DBF_TEXT(trace,3, "urla");
  1570. break;
  1571. default:
  1572. PRINT_WARN("Received data is IPA "
  1573. "but not a reply!\n");
  1574. break;
  1575. }
  1576. }
  1577. }
  1578. return cmd;
  1579. }
  1580. /**
  1581. * wake all waiting ipa commands
  1582. */
  1583. static void
  1584. qeth_clear_ipacmd_list(struct qeth_card *card)
  1585. {
  1586. struct qeth_reply *reply, *r;
  1587. unsigned long flags;
  1588. QETH_DBF_TEXT(trace, 4, "clipalst");
  1589. spin_lock_irqsave(&card->lock, flags);
  1590. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1591. qeth_get_reply(reply);
  1592. reply->rc = -EIO;
  1593. atomic_inc(&reply->received);
  1594. list_del_init(&reply->list);
  1595. wake_up(&reply->wait_q);
  1596. qeth_put_reply(reply);
  1597. }
  1598. spin_unlock_irqrestore(&card->lock, flags);
  1599. }
  1600. static void
  1601. qeth_send_control_data_cb(struct qeth_channel *channel,
  1602. struct qeth_cmd_buffer *iob)
  1603. {
  1604. struct qeth_card *card;
  1605. struct qeth_reply *reply, *r;
  1606. struct qeth_ipa_cmd *cmd;
  1607. unsigned long flags;
  1608. int keep_reply;
  1609. QETH_DBF_TEXT(trace,4,"sndctlcb");
  1610. card = CARD_FROM_CDEV(channel->ccwdev);
  1611. if (qeth_check_idx_response(iob->data)) {
  1612. qeth_clear_ipacmd_list(card);
  1613. qeth_schedule_recovery(card);
  1614. goto out;
  1615. }
  1616. cmd = qeth_check_ipa_data(card, iob);
  1617. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  1618. goto out;
  1619. /*in case of OSN : check if cmd is set */
  1620. if (card->info.type == QETH_CARD_TYPE_OSN &&
  1621. cmd &&
  1622. cmd->hdr.command != IPA_CMD_STARTLAN &&
  1623. card->osn_info.assist_cb != NULL) {
  1624. card->osn_info.assist_cb(card->dev, cmd);
  1625. goto out;
  1626. }
  1627. spin_lock_irqsave(&card->lock, flags);
  1628. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  1629. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  1630. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  1631. qeth_get_reply(reply);
  1632. list_del_init(&reply->list);
  1633. spin_unlock_irqrestore(&card->lock, flags);
  1634. keep_reply = 0;
  1635. if (reply->callback != NULL) {
  1636. if (cmd) {
  1637. reply->offset = (__u16)((char*)cmd -
  1638. (char *)iob->data);
  1639. keep_reply = reply->callback(card,
  1640. reply,
  1641. (unsigned long)cmd);
  1642. } else
  1643. keep_reply = reply->callback(card,
  1644. reply,
  1645. (unsigned long)iob);
  1646. }
  1647. if (cmd)
  1648. reply->rc = (u16) cmd->hdr.return_code;
  1649. else if (iob->rc)
  1650. reply->rc = iob->rc;
  1651. if (keep_reply) {
  1652. spin_lock_irqsave(&card->lock, flags);
  1653. list_add_tail(&reply->list,
  1654. &card->cmd_waiter_list);
  1655. spin_unlock_irqrestore(&card->lock, flags);
  1656. } else {
  1657. atomic_inc(&reply->received);
  1658. wake_up(&reply->wait_q);
  1659. }
  1660. qeth_put_reply(reply);
  1661. goto out;
  1662. }
  1663. }
  1664. spin_unlock_irqrestore(&card->lock, flags);
  1665. out:
  1666. memcpy(&card->seqno.pdu_hdr_ack,
  1667. QETH_PDU_HEADER_SEQ_NO(iob->data),
  1668. QETH_SEQ_NO_LENGTH);
  1669. qeth_release_buffer(channel,iob);
  1670. }
  1671. static void
  1672. qeth_prepare_control_data(struct qeth_card *card, int len,
  1673. struct qeth_cmd_buffer *iob)
  1674. {
  1675. qeth_setup_ccw(&card->write,iob->data,len);
  1676. iob->callback = qeth_release_buffer;
  1677. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1678. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1679. card->seqno.trans_hdr++;
  1680. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1681. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1682. card->seqno.pdu_hdr++;
  1683. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1684. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1685. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1686. }
  1687. static int
  1688. qeth_send_control_data(struct qeth_card *card, int len,
  1689. struct qeth_cmd_buffer *iob,
  1690. int (*reply_cb)
  1691. (struct qeth_card *, struct qeth_reply*, unsigned long),
  1692. void *reply_param)
  1693. {
  1694. int rc;
  1695. unsigned long flags;
  1696. struct qeth_reply *reply = NULL;
  1697. unsigned long timeout;
  1698. QETH_DBF_TEXT(trace, 2, "sendctl");
  1699. reply = qeth_alloc_reply(card);
  1700. if (!reply) {
  1701. PRINT_WARN("Could no alloc qeth_reply!\n");
  1702. return -ENOMEM;
  1703. }
  1704. reply->callback = reply_cb;
  1705. reply->param = reply_param;
  1706. if (card->state == CARD_STATE_DOWN)
  1707. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1708. else
  1709. reply->seqno = card->seqno.ipa++;
  1710. init_waitqueue_head(&reply->wait_q);
  1711. spin_lock_irqsave(&card->lock, flags);
  1712. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1713. spin_unlock_irqrestore(&card->lock, flags);
  1714. QETH_DBF_HEX(control, 2, iob->data, QETH_DBF_CONTROL_LEN);
  1715. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1716. qeth_prepare_control_data(card, len, iob);
  1717. if (IS_IPA(iob->data))
  1718. timeout = jiffies + QETH_IPA_TIMEOUT;
  1719. else
  1720. timeout = jiffies + QETH_TIMEOUT;
  1721. QETH_DBF_TEXT(trace, 6, "noirqpnd");
  1722. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1723. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1724. (addr_t) iob, 0, 0);
  1725. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1726. if (rc){
  1727. PRINT_WARN("qeth_send_control_data: "
  1728. "ccw_device_start rc = %i\n", rc);
  1729. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1730. spin_lock_irqsave(&card->lock, flags);
  1731. list_del_init(&reply->list);
  1732. qeth_put_reply(reply);
  1733. spin_unlock_irqrestore(&card->lock, flags);
  1734. qeth_release_buffer(iob->channel, iob);
  1735. atomic_set(&card->write.irq_pending, 0);
  1736. wake_up(&card->wait_q);
  1737. return rc;
  1738. }
  1739. while (!atomic_read(&reply->received)) {
  1740. if (time_after(jiffies, timeout)) {
  1741. spin_lock_irqsave(&reply->card->lock, flags);
  1742. list_del_init(&reply->list);
  1743. spin_unlock_irqrestore(&reply->card->lock, flags);
  1744. reply->rc = -ETIME;
  1745. atomic_inc(&reply->received);
  1746. wake_up(&reply->wait_q);
  1747. }
  1748. cpu_relax();
  1749. };
  1750. rc = reply->rc;
  1751. qeth_put_reply(reply);
  1752. return rc;
  1753. }
  1754. static int
  1755. qeth_osn_send_control_data(struct qeth_card *card, int len,
  1756. struct qeth_cmd_buffer *iob)
  1757. {
  1758. unsigned long flags;
  1759. int rc = 0;
  1760. QETH_DBF_TEXT(trace, 5, "osndctrd");
  1761. wait_event(card->wait_q,
  1762. atomic_cmpxchg(&card->write.irq_pending, 0, 1) == 0);
  1763. qeth_prepare_control_data(card, len, iob);
  1764. QETH_DBF_TEXT(trace, 6, "osnoirqp");
  1765. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1766. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1767. (addr_t) iob, 0, 0);
  1768. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1769. if (rc){
  1770. PRINT_WARN("qeth_osn_send_control_data: "
  1771. "ccw_device_start rc = %i\n", rc);
  1772. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  1773. qeth_release_buffer(iob->channel, iob);
  1774. atomic_set(&card->write.irq_pending, 0);
  1775. wake_up(&card->wait_q);
  1776. }
  1777. return rc;
  1778. }
  1779. static inline void
  1780. qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1781. char prot_type)
  1782. {
  1783. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  1784. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data),&prot_type,1);
  1785. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  1786. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1787. }
  1788. static int
  1789. qeth_osn_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1790. int data_len)
  1791. {
  1792. u16 s1, s2;
  1793. QETH_DBF_TEXT(trace,4,"osndipa");
  1794. qeth_prepare_ipa_cmd(card, iob, QETH_PROT_OSN2);
  1795. s1 = (u16)(IPA_PDU_HEADER_SIZE + data_len);
  1796. s2 = (u16)data_len;
  1797. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  1798. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  1799. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  1800. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  1801. return qeth_osn_send_control_data(card, s1, iob);
  1802. }
  1803. static int
  1804. qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  1805. int (*reply_cb)
  1806. (struct qeth_card *,struct qeth_reply*, unsigned long),
  1807. void *reply_param)
  1808. {
  1809. int rc;
  1810. char prot_type;
  1811. QETH_DBF_TEXT(trace,4,"sendipa");
  1812. if (card->options.layer2)
  1813. if (card->info.type == QETH_CARD_TYPE_OSN)
  1814. prot_type = QETH_PROT_OSN2;
  1815. else
  1816. prot_type = QETH_PROT_LAYER2;
  1817. else
  1818. prot_type = QETH_PROT_TCPIP;
  1819. qeth_prepare_ipa_cmd(card,iob,prot_type);
  1820. rc = qeth_send_control_data(card, IPA_CMD_LENGTH, iob,
  1821. reply_cb, reply_param);
  1822. return rc;
  1823. }
  1824. static int
  1825. qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1826. unsigned long data)
  1827. {
  1828. struct qeth_cmd_buffer *iob;
  1829. QETH_DBF_TEXT(setup, 2, "cmenblcb");
  1830. iob = (struct qeth_cmd_buffer *) data;
  1831. memcpy(&card->token.cm_filter_r,
  1832. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1833. QETH_MPC_TOKEN_LENGTH);
  1834. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1835. return 0;
  1836. }
  1837. static int
  1838. qeth_cm_enable(struct qeth_card *card)
  1839. {
  1840. int rc;
  1841. struct qeth_cmd_buffer *iob;
  1842. QETH_DBF_TEXT(setup,2,"cmenable");
  1843. iob = qeth_wait_for_buffer(&card->write);
  1844. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1845. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1846. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1847. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1848. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1849. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1850. qeth_cm_enable_cb, NULL);
  1851. return rc;
  1852. }
  1853. static int
  1854. qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1855. unsigned long data)
  1856. {
  1857. struct qeth_cmd_buffer *iob;
  1858. QETH_DBF_TEXT(setup, 2, "cmsetpcb");
  1859. iob = (struct qeth_cmd_buffer *) data;
  1860. memcpy(&card->token.cm_connection_r,
  1861. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1862. QETH_MPC_TOKEN_LENGTH);
  1863. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1864. return 0;
  1865. }
  1866. static int
  1867. qeth_cm_setup(struct qeth_card *card)
  1868. {
  1869. int rc;
  1870. struct qeth_cmd_buffer *iob;
  1871. QETH_DBF_TEXT(setup,2,"cmsetup");
  1872. iob = qeth_wait_for_buffer(&card->write);
  1873. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1874. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1875. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1876. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1877. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1878. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1879. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1880. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1881. qeth_cm_setup_cb, NULL);
  1882. return rc;
  1883. }
  1884. static int
  1885. qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1886. unsigned long data)
  1887. {
  1888. __u16 mtu, framesize;
  1889. __u16 len;
  1890. __u8 link_type;
  1891. struct qeth_cmd_buffer *iob;
  1892. QETH_DBF_TEXT(setup, 2, "ulpenacb");
  1893. iob = (struct qeth_cmd_buffer *) data;
  1894. memcpy(&card->token.ulp_filter_r,
  1895. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1896. QETH_MPC_TOKEN_LENGTH);
  1897. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1898. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1899. mtu = qeth_get_mtu_outof_framesize(framesize);
  1900. if (!mtu) {
  1901. iob->rc = -EINVAL;
  1902. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1903. return 0;
  1904. }
  1905. card->info.max_mtu = mtu;
  1906. card->info.initial_mtu = mtu;
  1907. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1908. } else {
  1909. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1910. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1911. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1912. }
  1913. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1914. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1915. memcpy(&link_type,
  1916. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1917. card->info.link_type = link_type;
  1918. } else
  1919. card->info.link_type = 0;
  1920. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1921. return 0;
  1922. }
  1923. static int
  1924. qeth_ulp_enable(struct qeth_card *card)
  1925. {
  1926. int rc;
  1927. char prot_type;
  1928. struct qeth_cmd_buffer *iob;
  1929. /*FIXME: trace view callbacks*/
  1930. QETH_DBF_TEXT(setup,2,"ulpenabl");
  1931. iob = qeth_wait_for_buffer(&card->write);
  1932. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1933. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1934. (__u8) card->info.portno;
  1935. if (card->options.layer2)
  1936. if (card->info.type == QETH_CARD_TYPE_OSN)
  1937. prot_type = QETH_PROT_OSN2;
  1938. else
  1939. prot_type = QETH_PROT_LAYER2;
  1940. else
  1941. prot_type = QETH_PROT_TCPIP;
  1942. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data),&prot_type,1);
  1943. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1944. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1945. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1946. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1947. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1948. card->info.portname, 9);
  1949. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1950. qeth_ulp_enable_cb, NULL);
  1951. return rc;
  1952. }
  1953. static int
  1954. qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1955. unsigned long data)
  1956. {
  1957. struct qeth_cmd_buffer *iob;
  1958. QETH_DBF_TEXT(setup, 2, "ulpstpcb");
  1959. iob = (struct qeth_cmd_buffer *) data;
  1960. memcpy(&card->token.ulp_connection_r,
  1961. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1962. QETH_MPC_TOKEN_LENGTH);
  1963. QETH_DBF_TEXT_(setup, 2, " rc%d", iob->rc);
  1964. return 0;
  1965. }
  1966. static int
  1967. qeth_ulp_setup(struct qeth_card *card)
  1968. {
  1969. int rc;
  1970. __u16 temp;
  1971. struct qeth_cmd_buffer *iob;
  1972. struct ccw_dev_id dev_id;
  1973. QETH_DBF_TEXT(setup,2,"ulpsetup");
  1974. iob = qeth_wait_for_buffer(&card->write);
  1975. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1976. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1977. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1978. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1979. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1980. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1981. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1982. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1983. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1984. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1985. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1986. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1987. qeth_ulp_setup_cb, NULL);
  1988. return rc;
  1989. }
  1990. static inline int
  1991. qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  1992. unsigned int siga_error, const char *dbftext)
  1993. {
  1994. if (qdio_error || siga_error) {
  1995. QETH_DBF_TEXT(trace, 2, dbftext);
  1996. QETH_DBF_TEXT(qerr, 2, dbftext);
  1997. QETH_DBF_TEXT_(qerr, 2, " F15=%02X",
  1998. buf->element[15].flags & 0xff);
  1999. QETH_DBF_TEXT_(qerr, 2, " F14=%02X",
  2000. buf->element[14].flags & 0xff);
  2001. QETH_DBF_TEXT_(qerr, 2, " qerr=%X", qdio_error);
  2002. QETH_DBF_TEXT_(qerr, 2, " serr=%X", siga_error);
  2003. return 1;
  2004. }
  2005. return 0;
  2006. }
  2007. static struct sk_buff *
  2008. qeth_get_skb(unsigned int length, struct qeth_hdr *hdr)
  2009. {
  2010. struct sk_buff* skb;
  2011. int add_len;
  2012. add_len = 0;
  2013. if (hdr->hdr.osn.id == QETH_HEADER_TYPE_OSN)
  2014. add_len = sizeof(struct qeth_hdr);
  2015. #ifdef CONFIG_QETH_VLAN
  2016. else
  2017. add_len = VLAN_HLEN;
  2018. #endif
  2019. skb = dev_alloc_skb(length + add_len);
  2020. if (skb && add_len)
  2021. skb_reserve(skb, add_len);
  2022. return skb;
  2023. }
  2024. static inline int
  2025. qeth_create_skb_frag(struct qdio_buffer_element *element,
  2026. struct sk_buff **pskb,
  2027. int offset, int *pfrag, int data_len)
  2028. {
  2029. struct page *page = virt_to_page(element->addr);
  2030. if (*pfrag == 0) {
  2031. /* the upper protocol layers assume that there is data in the
  2032. * skb itself. Copy a small amount (64 bytes) to make them
  2033. * happy. */
  2034. *pskb = dev_alloc_skb(64 + QETH_FAKE_LL_LEN_ETH);
  2035. if (!(*pskb))
  2036. return -ENOMEM;
  2037. skb_reserve(*pskb, QETH_FAKE_LL_LEN_ETH);
  2038. if (data_len <= 64) {
  2039. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  2040. data_len);
  2041. } else {
  2042. get_page(page);
  2043. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  2044. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  2045. data_len - 64);
  2046. (*pskb)->data_len += data_len - 64;
  2047. (*pskb)->len += data_len - 64;
  2048. (*pskb)->truesize += data_len - 64;
  2049. }
  2050. } else {
  2051. get_page(page);
  2052. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  2053. (*pskb)->data_len += data_len;
  2054. (*pskb)->len += data_len;
  2055. (*pskb)->truesize += data_len;
  2056. }
  2057. (*pfrag)++;
  2058. return 0;
  2059. }
  2060. static inline struct qeth_buffer_pool_entry *
  2061. qeth_find_free_buffer_pool_entry(struct qeth_card *card)
  2062. {
  2063. struct list_head *plh;
  2064. struct qeth_buffer_pool_entry *entry;
  2065. int i, free;
  2066. struct page *page;
  2067. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2068. return NULL;
  2069. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2070. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2071. free = 1;
  2072. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2073. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2074. free = 0;
  2075. break;
  2076. }
  2077. }
  2078. if (free) {
  2079. list_del_init(&entry->list);
  2080. return entry;
  2081. }
  2082. }
  2083. /* no free buffer in pool so take first one and swap pages */
  2084. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2085. struct qeth_buffer_pool_entry, list);
  2086. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2087. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2088. page = alloc_page(GFP_ATOMIC|GFP_DMA);
  2089. if (!page) {
  2090. return NULL;
  2091. } else {
  2092. free_page((unsigned long)entry->elements[i]);
  2093. entry->elements[i] = page_address(page);
  2094. if (card->options.performance_stats)
  2095. card->perf_stats.sg_alloc_page_rx++;
  2096. }
  2097. }
  2098. }
  2099. list_del_init(&entry->list);
  2100. return entry;
  2101. }
  2102. static struct sk_buff *
  2103. qeth_get_next_skb(struct qeth_card *card, struct qdio_buffer *buffer,
  2104. struct qdio_buffer_element **__element, int *__offset,
  2105. struct qeth_hdr **hdr)
  2106. {
  2107. struct qdio_buffer_element *element = *__element;
  2108. int offset = *__offset;
  2109. struct sk_buff *skb = NULL;
  2110. int skb_len;
  2111. void *data_ptr;
  2112. int data_len;
  2113. int use_rx_sg = 0;
  2114. int frag = 0;
  2115. QETH_DBF_TEXT(trace,6,"nextskb");
  2116. /* qeth_hdr must not cross element boundaries */
  2117. if (element->length < offset + sizeof(struct qeth_hdr)){
  2118. if (qeth_is_last_sbale(element))
  2119. return NULL;
  2120. element++;
  2121. offset = 0;
  2122. if (element->length < sizeof(struct qeth_hdr))
  2123. return NULL;
  2124. }
  2125. *hdr = element->addr + offset;
  2126. offset += sizeof(struct qeth_hdr);
  2127. if (card->options.layer2)
  2128. if (card->info.type == QETH_CARD_TYPE_OSN)
  2129. skb_len = (*hdr)->hdr.osn.pdu_length;
  2130. else
  2131. skb_len = (*hdr)->hdr.l2.pkt_length;
  2132. else
  2133. skb_len = (*hdr)->hdr.l3.length;
  2134. if (!skb_len)
  2135. return NULL;
  2136. if ((skb_len >= card->options.rx_sg_cb) &&
  2137. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  2138. (!atomic_read(&card->force_alloc_skb))) {
  2139. use_rx_sg = 1;
  2140. } else {
  2141. if (card->options.fake_ll) {
  2142. if (card->dev->type == ARPHRD_IEEE802_TR) {
  2143. if (!(skb = qeth_get_skb(skb_len +
  2144. QETH_FAKE_LL_LEN_TR, *hdr)))
  2145. goto no_mem;
  2146. skb_reserve(skb, QETH_FAKE_LL_LEN_TR);
  2147. } else {
  2148. if (!(skb = qeth_get_skb(skb_len +
  2149. QETH_FAKE_LL_LEN_ETH, *hdr)))
  2150. goto no_mem;
  2151. skb_reserve(skb, QETH_FAKE_LL_LEN_ETH);
  2152. }
  2153. } else {
  2154. skb = qeth_get_skb(skb_len, *hdr);
  2155. if (!skb)
  2156. goto no_mem;
  2157. }
  2158. }
  2159. data_ptr = element->addr + offset;
  2160. while (skb_len) {
  2161. data_len = min(skb_len, (int)(element->length - offset));
  2162. if (data_len) {
  2163. if (use_rx_sg) {
  2164. if (qeth_create_skb_frag(element, &skb, offset,
  2165. &frag, data_len))
  2166. goto no_mem;
  2167. } else {
  2168. memcpy(skb_put(skb, data_len), data_ptr,
  2169. data_len);
  2170. }
  2171. }
  2172. skb_len -= data_len;
  2173. if (skb_len){
  2174. if (qeth_is_last_sbale(element)){
  2175. QETH_DBF_TEXT(trace,4,"unexeob");
  2176. QETH_DBF_TEXT_(trace,4,"%s",CARD_BUS_ID(card));
  2177. QETH_DBF_TEXT(qerr,2,"unexeob");
  2178. QETH_DBF_TEXT_(qerr,2,"%s",CARD_BUS_ID(card));
  2179. QETH_DBF_HEX(misc,4,buffer,sizeof(*buffer));
  2180. dev_kfree_skb_any(skb);
  2181. card->stats.rx_errors++;
  2182. return NULL;
  2183. }
  2184. element++;
  2185. offset = 0;
  2186. data_ptr = element->addr;
  2187. } else {
  2188. offset += data_len;
  2189. }
  2190. }
  2191. *__element = element;
  2192. *__offset = offset;
  2193. if (use_rx_sg && card->options.performance_stats) {
  2194. card->perf_stats.sg_skbs_rx++;
  2195. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  2196. }
  2197. return skb;
  2198. no_mem:
  2199. if (net_ratelimit()){
  2200. PRINT_WARN("No memory for packet received on %s.\n",
  2201. QETH_CARD_IFNAME(card));
  2202. QETH_DBF_TEXT(trace,2,"noskbmem");
  2203. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2204. }
  2205. card->stats.rx_dropped++;
  2206. return NULL;
  2207. }
  2208. static __be16
  2209. qeth_type_trans(struct sk_buff *skb, struct net_device *dev)
  2210. {
  2211. struct qeth_card *card;
  2212. struct ethhdr *eth;
  2213. QETH_DBF_TEXT(trace,6,"typtrans");
  2214. card = (struct qeth_card *)dev->priv;
  2215. #ifdef CONFIG_TR
  2216. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  2217. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  2218. return tr_type_trans(skb,dev);
  2219. #endif /* CONFIG_TR */
  2220. skb_reset_mac_header(skb);
  2221. skb_pull(skb, ETH_HLEN );
  2222. eth = eth_hdr(skb);
  2223. if (*eth->h_dest & 1) {
  2224. if (memcmp(eth->h_dest, dev->broadcast, ETH_ALEN) == 0)
  2225. skb->pkt_type = PACKET_BROADCAST;
  2226. else
  2227. skb->pkt_type = PACKET_MULTICAST;
  2228. } else if (memcmp(eth->h_dest, dev->dev_addr, ETH_ALEN))
  2229. skb->pkt_type = PACKET_OTHERHOST;
  2230. if (ntohs(eth->h_proto) >= 1536)
  2231. return eth->h_proto;
  2232. if (*(unsigned short *) (skb->data) == 0xFFFF)
  2233. return htons(ETH_P_802_3);
  2234. return htons(ETH_P_802_2);
  2235. }
  2236. static void
  2237. qeth_rebuild_skb_fake_ll_tr(struct qeth_card *card, struct sk_buff *skb,
  2238. struct qeth_hdr *hdr)
  2239. {
  2240. struct trh_hdr *fake_hdr;
  2241. struct trllc *fake_llc;
  2242. struct iphdr *ip_hdr;
  2243. QETH_DBF_TEXT(trace,5,"skbfktr");
  2244. skb_set_mac_header(skb, (int)-QETH_FAKE_LL_LEN_TR);
  2245. /* this is a fake ethernet header */
  2246. fake_hdr = tr_hdr(skb);
  2247. /* the destination MAC address */
  2248. switch (skb->pkt_type){
  2249. case PACKET_MULTICAST:
  2250. switch (skb->protocol){
  2251. #ifdef CONFIG_QETH_IPV6
  2252. case __constant_htons(ETH_P_IPV6):
  2253. ndisc_mc_map((struct in6_addr *)
  2254. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2255. fake_hdr->daddr, card->dev, 0);
  2256. break;
  2257. #endif /* CONFIG_QETH_IPV6 */
  2258. case __constant_htons(ETH_P_IP):
  2259. ip_hdr = (struct iphdr *)skb->data;
  2260. ip_tr_mc_map(ip_hdr->daddr, fake_hdr->daddr);
  2261. break;
  2262. default:
  2263. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2264. }
  2265. break;
  2266. case PACKET_BROADCAST:
  2267. memset(fake_hdr->daddr, 0xff, TR_ALEN);
  2268. break;
  2269. default:
  2270. memcpy(fake_hdr->daddr, card->dev->dev_addr, TR_ALEN);
  2271. }
  2272. /* the source MAC address */
  2273. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2274. memcpy(fake_hdr->saddr, &hdr->hdr.l3.dest_addr[2], TR_ALEN);
  2275. else
  2276. memset(fake_hdr->saddr, 0, TR_ALEN);
  2277. fake_hdr->rcf=0;
  2278. fake_llc = (struct trllc*)&(fake_hdr->rcf);
  2279. fake_llc->dsap = EXTENDED_SAP;
  2280. fake_llc->ssap = EXTENDED_SAP;
  2281. fake_llc->llc = UI_CMD;
  2282. fake_llc->protid[0] = 0;
  2283. fake_llc->protid[1] = 0;
  2284. fake_llc->protid[2] = 0;
  2285. fake_llc->ethertype = ETH_P_IP;
  2286. }
  2287. static void
  2288. qeth_rebuild_skb_fake_ll_eth(struct qeth_card *card, struct sk_buff *skb,
  2289. struct qeth_hdr *hdr)
  2290. {
  2291. struct ethhdr *fake_hdr;
  2292. struct iphdr *ip_hdr;
  2293. QETH_DBF_TEXT(trace,5,"skbfketh");
  2294. skb_set_mac_header(skb, -QETH_FAKE_LL_LEN_ETH);
  2295. /* this is a fake ethernet header */
  2296. fake_hdr = eth_hdr(skb);
  2297. /* the destination MAC address */
  2298. switch (skb->pkt_type){
  2299. case PACKET_MULTICAST:
  2300. switch (skb->protocol){
  2301. #ifdef CONFIG_QETH_IPV6
  2302. case __constant_htons(ETH_P_IPV6):
  2303. ndisc_mc_map((struct in6_addr *)
  2304. skb->data + QETH_FAKE_LL_V6_ADDR_POS,
  2305. fake_hdr->h_dest, card->dev, 0);
  2306. break;
  2307. #endif /* CONFIG_QETH_IPV6 */
  2308. case __constant_htons(ETH_P_IP):
  2309. ip_hdr = (struct iphdr *)skb->data;
  2310. ip_eth_mc_map(ip_hdr->daddr, fake_hdr->h_dest);
  2311. break;
  2312. default:
  2313. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2314. }
  2315. break;
  2316. case PACKET_BROADCAST:
  2317. memset(fake_hdr->h_dest, 0xff, ETH_ALEN);
  2318. break;
  2319. default:
  2320. memcpy(fake_hdr->h_dest, card->dev->dev_addr, ETH_ALEN);
  2321. }
  2322. /* the source MAC address */
  2323. if (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_SRC_MAC_ADDR)
  2324. memcpy(fake_hdr->h_source, &hdr->hdr.l3.dest_addr[2], ETH_ALEN);
  2325. else
  2326. memset(fake_hdr->h_source, 0, ETH_ALEN);
  2327. /* the protocol */
  2328. fake_hdr->h_proto = skb->protocol;
  2329. }
  2330. static inline void
  2331. qeth_rebuild_skb_fake_ll(struct qeth_card *card, struct sk_buff *skb,
  2332. struct qeth_hdr *hdr)
  2333. {
  2334. if (card->dev->type == ARPHRD_IEEE802_TR)
  2335. qeth_rebuild_skb_fake_ll_tr(card, skb, hdr);
  2336. else
  2337. qeth_rebuild_skb_fake_ll_eth(card, skb, hdr);
  2338. }
  2339. static inline void
  2340. qeth_layer2_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2341. struct qeth_hdr *hdr)
  2342. {
  2343. skb->pkt_type = PACKET_HOST;
  2344. skb->protocol = qeth_type_trans(skb, skb->dev);
  2345. if (card->options.checksum_type == NO_CHECKSUMMING)
  2346. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2347. else
  2348. skb->ip_summed = CHECKSUM_NONE;
  2349. *((__u32 *)skb->cb) = ++card->seqno.pkt_seqno;
  2350. }
  2351. static __u16
  2352. qeth_rebuild_skb(struct qeth_card *card, struct sk_buff *skb,
  2353. struct qeth_hdr *hdr)
  2354. {
  2355. unsigned short vlan_id = 0;
  2356. #ifdef CONFIG_QETH_IPV6
  2357. if (hdr->hdr.l3.flags & QETH_HDR_PASSTHRU) {
  2358. skb->pkt_type = PACKET_HOST;
  2359. skb->protocol = qeth_type_trans(skb, card->dev);
  2360. return 0;
  2361. }
  2362. #endif /* CONFIG_QETH_IPV6 */
  2363. skb->protocol = htons((hdr->hdr.l3.flags & QETH_HDR_IPV6)? ETH_P_IPV6 :
  2364. ETH_P_IP);
  2365. switch (hdr->hdr.l3.flags & QETH_HDR_CAST_MASK){
  2366. case QETH_CAST_UNICAST:
  2367. skb->pkt_type = PACKET_HOST;
  2368. break;
  2369. case QETH_CAST_MULTICAST:
  2370. skb->pkt_type = PACKET_MULTICAST;
  2371. card->stats.multicast++;
  2372. break;
  2373. case QETH_CAST_BROADCAST:
  2374. skb->pkt_type = PACKET_BROADCAST;
  2375. card->stats.multicast++;
  2376. break;
  2377. case QETH_CAST_ANYCAST:
  2378. case QETH_CAST_NOCAST:
  2379. default:
  2380. skb->pkt_type = PACKET_HOST;
  2381. }
  2382. if (hdr->hdr.l3.ext_flags &
  2383. (QETH_HDR_EXT_VLAN_FRAME | QETH_HDR_EXT_INCLUDE_VLAN_TAG)) {
  2384. vlan_id = (hdr->hdr.l3.ext_flags & QETH_HDR_EXT_VLAN_FRAME)?
  2385. hdr->hdr.l3.vlan_id : *((u16 *)&hdr->hdr.l3.dest_addr[12]);
  2386. }
  2387. if (card->options.fake_ll)
  2388. qeth_rebuild_skb_fake_ll(card, skb, hdr);
  2389. else
  2390. skb_reset_mac_header(skb);
  2391. skb->ip_summed = card->options.checksum_type;
  2392. if (card->options.checksum_type == HW_CHECKSUMMING){
  2393. if ( (hdr->hdr.l3.ext_flags &
  2394. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2395. QETH_HDR_EXT_CSUM_TRANSP_REQ)) ==
  2396. (QETH_HDR_EXT_CSUM_HDR_REQ |
  2397. QETH_HDR_EXT_CSUM_TRANSP_REQ) )
  2398. skb->ip_summed = CHECKSUM_UNNECESSARY;
  2399. else
  2400. skb->ip_summed = SW_CHECKSUMMING;
  2401. }
  2402. return vlan_id;
  2403. }
  2404. static void
  2405. qeth_process_inbound_buffer(struct qeth_card *card,
  2406. struct qeth_qdio_buffer *buf, int index)
  2407. {
  2408. struct qdio_buffer_element *element;
  2409. struct sk_buff *skb;
  2410. struct qeth_hdr *hdr;
  2411. int offset;
  2412. int rxrc;
  2413. __u16 vlan_tag = 0;
  2414. /* get first element of current buffer */
  2415. element = (struct qdio_buffer_element *)&buf->buffer->element[0];
  2416. offset = 0;
  2417. if (card->options.performance_stats)
  2418. card->perf_stats.bufs_rec++;
  2419. while((skb = qeth_get_next_skb(card, buf->buffer, &element,
  2420. &offset, &hdr))) {
  2421. skb->dev = card->dev;
  2422. if (hdr->hdr.l2.id == QETH_HEADER_TYPE_LAYER2)
  2423. qeth_layer2_rebuild_skb(card, skb, hdr);
  2424. else if (hdr->hdr.l3.id == QETH_HEADER_TYPE_LAYER3)
  2425. vlan_tag = qeth_rebuild_skb(card, skb, hdr);
  2426. else { /*in case of OSN*/
  2427. skb_push(skb, sizeof(struct qeth_hdr));
  2428. skb_copy_to_linear_data(skb, hdr,
  2429. sizeof(struct qeth_hdr));
  2430. }
  2431. /* is device UP ? */
  2432. if (!(card->dev->flags & IFF_UP)){
  2433. dev_kfree_skb_any(skb);
  2434. continue;
  2435. }
  2436. if (card->info.type == QETH_CARD_TYPE_OSN)
  2437. rxrc = card->osn_info.data_cb(skb);
  2438. else
  2439. #ifdef CONFIG_QETH_VLAN
  2440. if (vlan_tag)
  2441. if (card->vlangrp)
  2442. vlan_hwaccel_rx(skb, card->vlangrp, vlan_tag);
  2443. else {
  2444. dev_kfree_skb_any(skb);
  2445. continue;
  2446. }
  2447. else
  2448. #endif
  2449. rxrc = netif_rx(skb);
  2450. card->dev->last_rx = jiffies;
  2451. card->stats.rx_packets++;
  2452. card->stats.rx_bytes += skb->len;
  2453. }
  2454. }
  2455. static int
  2456. qeth_init_input_buffer(struct qeth_card *card, struct qeth_qdio_buffer *buf)
  2457. {
  2458. struct qeth_buffer_pool_entry *pool_entry;
  2459. int i;
  2460. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2461. if (!pool_entry)
  2462. return 1;
  2463. /*
  2464. * since the buffer is accessed only from the input_tasklet
  2465. * there shouldn't be a need to synchronize; also, since we use
  2466. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2467. * buffers
  2468. */
  2469. BUG_ON(!pool_entry);
  2470. buf->pool_entry = pool_entry;
  2471. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  2472. buf->buffer->element[i].length = PAGE_SIZE;
  2473. buf->buffer->element[i].addr = pool_entry->elements[i];
  2474. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2475. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2476. else
  2477. buf->buffer->element[i].flags = 0;
  2478. }
  2479. buf->state = QETH_QDIO_BUF_EMPTY;
  2480. return 0;
  2481. }
  2482. static void
  2483. qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  2484. struct qeth_qdio_out_buffer *buf)
  2485. {
  2486. int i;
  2487. struct sk_buff *skb;
  2488. /* is PCI flag set on buffer? */
  2489. if (buf->buffer->element[0].flags & 0x40)
  2490. atomic_dec(&queue->set_pci_flags_count);
  2491. while ((skb = skb_dequeue(&buf->skb_list))){
  2492. atomic_dec(&skb->users);
  2493. dev_kfree_skb_any(skb);
  2494. }
  2495. qeth_eddp_buf_release_contexts(buf);
  2496. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i){
  2497. buf->buffer->element[i].length = 0;
  2498. buf->buffer->element[i].addr = NULL;
  2499. buf->buffer->element[i].flags = 0;
  2500. }
  2501. buf->next_element_to_fill = 0;
  2502. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  2503. }
  2504. static void
  2505. qeth_queue_input_buffer(struct qeth_card *card, int index)
  2506. {
  2507. struct qeth_qdio_q *queue = card->qdio.in_q;
  2508. int count;
  2509. int i;
  2510. int rc;
  2511. int newcount = 0;
  2512. QETH_DBF_TEXT(trace,6,"queinbuf");
  2513. count = (index < queue->next_buf_to_init)?
  2514. card->qdio.in_buf_pool.buf_count -
  2515. (queue->next_buf_to_init - index) :
  2516. card->qdio.in_buf_pool.buf_count -
  2517. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2518. /* only requeue at a certain threshold to avoid SIGAs */
  2519. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)){
  2520. for (i = queue->next_buf_to_init;
  2521. i < queue->next_buf_to_init + count; ++i) {
  2522. if (qeth_init_input_buffer(card,
  2523. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2524. break;
  2525. } else {
  2526. newcount++;
  2527. }
  2528. }
  2529. if (newcount < count) {
  2530. /* we are in memory shortage so we switch back to
  2531. traditional skb allocation and drop packages */
  2532. if (!atomic_read(&card->force_alloc_skb) &&
  2533. net_ratelimit())
  2534. PRINT_WARN("Switch to alloc skb\n");
  2535. atomic_set(&card->force_alloc_skb, 3);
  2536. count = newcount;
  2537. } else {
  2538. if ((atomic_read(&card->force_alloc_skb) == 1) &&
  2539. net_ratelimit())
  2540. PRINT_WARN("Switch to sg\n");
  2541. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2542. }
  2543. /*
  2544. * according to old code it should be avoided to requeue all
  2545. * 128 buffers in order to benefit from PCI avoidance.
  2546. * this function keeps at least one buffer (the buffer at
  2547. * 'index') un-requeued -> this buffer is the first buffer that
  2548. * will be requeued the next time
  2549. */
  2550. if (card->options.performance_stats) {
  2551. card->perf_stats.inbound_do_qdio_cnt++;
  2552. card->perf_stats.inbound_do_qdio_start_time =
  2553. qeth_get_micros();
  2554. }
  2555. rc = do_QDIO(CARD_DDEV(card),
  2556. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2557. 0, queue->next_buf_to_init, count, NULL);
  2558. if (card->options.performance_stats)
  2559. card->perf_stats.inbound_do_qdio_time +=
  2560. qeth_get_micros() -
  2561. card->perf_stats.inbound_do_qdio_start_time;
  2562. if (rc){
  2563. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2564. "return %i (device %s).\n",
  2565. rc, CARD_DDEV_ID(card));
  2566. QETH_DBF_TEXT(trace,2,"qinberr");
  2567. QETH_DBF_TEXT_(trace,2,"%s",CARD_BUS_ID(card));
  2568. }
  2569. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2570. QDIO_MAX_BUFFERS_PER_Q;
  2571. }
  2572. }
  2573. static inline void
  2574. qeth_put_buffer_pool_entry(struct qeth_card *card,
  2575. struct qeth_buffer_pool_entry *entry)
  2576. {
  2577. QETH_DBF_TEXT(trace, 6, "ptbfplen");
  2578. list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
  2579. }
  2580. static void
  2581. qeth_qdio_input_handler(struct ccw_device * ccwdev, unsigned int status,
  2582. unsigned int qdio_err, unsigned int siga_err,
  2583. unsigned int queue, int first_element, int count,
  2584. unsigned long card_ptr)
  2585. {
  2586. struct net_device *net_dev;
  2587. struct qeth_card *card;
  2588. struct qeth_qdio_buffer *buffer;
  2589. int index;
  2590. int i;
  2591. QETH_DBF_TEXT(trace, 6, "qdinput");
  2592. card = (struct qeth_card *) card_ptr;
  2593. net_dev = card->dev;
  2594. if (card->options.performance_stats) {
  2595. card->perf_stats.inbound_cnt++;
  2596. card->perf_stats.inbound_start_time = qeth_get_micros();
  2597. }
  2598. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2599. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2600. QETH_DBF_TEXT(trace, 1,"qdinchk");
  2601. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2602. QETH_DBF_TEXT_(trace,1,"%04X%04X",first_element,count);
  2603. QETH_DBF_TEXT_(trace,1,"%04X%04X", queue, status);
  2604. qeth_schedule_recovery(card);
  2605. return;
  2606. }
  2607. }
  2608. for (i = first_element; i < (first_element + count); ++i) {
  2609. index = i % QDIO_MAX_BUFFERS_PER_Q;
  2610. buffer = &card->qdio.in_q->bufs[index];
  2611. if (!((status & QDIO_STATUS_LOOK_FOR_ERROR) &&
  2612. qeth_check_qdio_errors(buffer->buffer,
  2613. qdio_err, siga_err,"qinerr")))
  2614. qeth_process_inbound_buffer(card, buffer, index);
  2615. /* clear buffer and give back to hardware */
  2616. qeth_put_buffer_pool_entry(card, buffer->pool_entry);
  2617. qeth_queue_input_buffer(card, index);
  2618. }
  2619. if (card->options.performance_stats)
  2620. card->perf_stats.inbound_time += qeth_get_micros() -
  2621. card->perf_stats.inbound_start_time;
  2622. }
  2623. static int
  2624. qeth_handle_send_error(struct qeth_card *card,
  2625. struct qeth_qdio_out_buffer *buffer,
  2626. unsigned int qdio_err, unsigned int siga_err)
  2627. {
  2628. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2629. int cc = siga_err & 3;
  2630. QETH_DBF_TEXT(trace, 6, "hdsnderr");
  2631. qeth_check_qdio_errors(buffer->buffer, qdio_err, siga_err, "qouterr");
  2632. switch (cc) {
  2633. case 0:
  2634. if (qdio_err){
  2635. QETH_DBF_TEXT(trace, 1,"lnkfail");
  2636. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2637. QETH_DBF_TEXT_(trace,1,"%04x %02x",
  2638. (u16)qdio_err, (u8)sbalf15);
  2639. return QETH_SEND_ERROR_LINK_FAILURE;
  2640. }
  2641. return QETH_SEND_ERROR_NONE;
  2642. case 2:
  2643. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2644. QETH_DBF_TEXT(trace, 1, "SIGAcc2B");
  2645. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2646. return QETH_SEND_ERROR_KICK_IT;
  2647. }
  2648. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2649. return QETH_SEND_ERROR_RETRY;
  2650. return QETH_SEND_ERROR_LINK_FAILURE;
  2651. /* look at qdio_error and sbalf 15 */
  2652. case 1:
  2653. QETH_DBF_TEXT(trace, 1, "SIGAcc1");
  2654. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2655. return QETH_SEND_ERROR_LINK_FAILURE;
  2656. case 3:
  2657. default:
  2658. QETH_DBF_TEXT(trace, 1, "SIGAcc3");
  2659. QETH_DBF_TEXT_(trace,1,"%s",CARD_BUS_ID(card));
  2660. return QETH_SEND_ERROR_KICK_IT;
  2661. }
  2662. }
  2663. void
  2664. qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2665. int index, int count)
  2666. {
  2667. struct qeth_qdio_out_buffer *buf;
  2668. int rc;
  2669. int i;
  2670. unsigned int qdio_flags;
  2671. QETH_DBF_TEXT(trace, 6, "flushbuf");
  2672. for (i = index; i < index + count; ++i) {
  2673. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2674. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2675. SBAL_FLAGS_LAST_ENTRY;
  2676. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2677. continue;
  2678. if (!queue->do_pack){
  2679. if ((atomic_read(&queue->used_buffers) >=
  2680. (QETH_HIGH_WATERMARK_PACK -
  2681. QETH_WATERMARK_PACK_FUZZ)) &&
  2682. !atomic_read(&queue->set_pci_flags_count)){
  2683. /* it's likely that we'll go to packing
  2684. * mode soon */
  2685. atomic_inc(&queue->set_pci_flags_count);
  2686. buf->buffer->element[0].flags |= 0x40;
  2687. }
  2688. } else {
  2689. if (!atomic_read(&queue->set_pci_flags_count)){
  2690. /*
  2691. * there's no outstanding PCI any more, so we
  2692. * have to request a PCI to be sure that the PCI
  2693. * will wake at some time in the future then we
  2694. * can flush packed buffers that might still be
  2695. * hanging around, which can happen if no
  2696. * further send was requested by the stack
  2697. */
  2698. atomic_inc(&queue->set_pci_flags_count);
  2699. buf->buffer->element[0].flags |= 0x40;
  2700. }
  2701. }
  2702. }
  2703. queue->card->dev->trans_start = jiffies;
  2704. if (queue->card->options.performance_stats) {
  2705. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2706. queue->card->perf_stats.outbound_do_qdio_start_time =
  2707. qeth_get_micros();
  2708. }
  2709. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2710. if (under_int)
  2711. qdio_flags |= QDIO_FLAG_UNDER_INTERRUPT;
  2712. if (atomic_read(&queue->set_pci_flags_count))
  2713. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2714. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2715. queue->queue_no, index, count, NULL);
  2716. if (queue->card->options.performance_stats)
  2717. queue->card->perf_stats.outbound_do_qdio_time +=
  2718. qeth_get_micros() -
  2719. queue->card->perf_stats.outbound_do_qdio_start_time;
  2720. if (rc){
  2721. QETH_DBF_TEXT(trace, 2, "flushbuf");
  2722. QETH_DBF_TEXT_(trace, 2, " err%d", rc);
  2723. QETH_DBF_TEXT_(trace, 2, "%s", CARD_DDEV_ID(queue->card));
  2724. queue->card->stats.tx_errors += count;
  2725. /* this must not happen under normal circumstances. if it
  2726. * happens something is really wrong -> recover */
  2727. qeth_schedule_recovery(queue->card);
  2728. return;
  2729. }
  2730. atomic_add(count, &queue->used_buffers);
  2731. if (queue->card->options.performance_stats)
  2732. queue->card->perf_stats.bufs_sent += count;
  2733. }
  2734. /*
  2735. * Switched to packing state if the number of used buffers on a queue
  2736. * reaches a certain limit.
  2737. */
  2738. static void
  2739. qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2740. {
  2741. if (!queue->do_pack) {
  2742. if (atomic_read(&queue->used_buffers)
  2743. >= QETH_HIGH_WATERMARK_PACK){
  2744. /* switch non-PACKING -> PACKING */
  2745. QETH_DBF_TEXT(trace, 6, "np->pack");
  2746. if (queue->card->options.performance_stats)
  2747. queue->card->perf_stats.sc_dp_p++;
  2748. queue->do_pack = 1;
  2749. }
  2750. }
  2751. }
  2752. /*
  2753. * Switches from packing to non-packing mode. If there is a packing
  2754. * buffer on the queue this buffer will be prepared to be flushed.
  2755. * In that case 1 is returned to inform the caller. If no buffer
  2756. * has to be flushed, zero is returned.
  2757. */
  2758. static int
  2759. qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2760. {
  2761. struct qeth_qdio_out_buffer *buffer;
  2762. int flush_count = 0;
  2763. if (queue->do_pack) {
  2764. if (atomic_read(&queue->used_buffers)
  2765. <= QETH_LOW_WATERMARK_PACK) {
  2766. /* switch PACKING -> non-PACKING */
  2767. QETH_DBF_TEXT(trace, 6, "pack->np");
  2768. if (queue->card->options.performance_stats)
  2769. queue->card->perf_stats.sc_p_dp++;
  2770. queue->do_pack = 0;
  2771. /* flush packing buffers */
  2772. buffer = &queue->bufs[queue->next_buf_to_fill];
  2773. if ((atomic_read(&buffer->state) ==
  2774. QETH_QDIO_BUF_EMPTY) &&
  2775. (buffer->next_element_to_fill > 0)) {
  2776. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  2777. flush_count++;
  2778. queue->next_buf_to_fill =
  2779. (queue->next_buf_to_fill + 1) %
  2780. QDIO_MAX_BUFFERS_PER_Q;
  2781. }
  2782. }
  2783. }
  2784. return flush_count;
  2785. }
  2786. /*
  2787. * Called to flush a packing buffer if no more pci flags are on the queue.
  2788. * Checks if there is a packing buffer and prepares it to be flushed.
  2789. * In that case returns 1, otherwise zero.
  2790. */
  2791. static int
  2792. qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2793. {
  2794. struct qeth_qdio_out_buffer *buffer;
  2795. buffer = &queue->bufs[queue->next_buf_to_fill];
  2796. if((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2797. (buffer->next_element_to_fill > 0)){
  2798. /* it's a packing buffer */
  2799. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2800. queue->next_buf_to_fill =
  2801. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2802. return 1;
  2803. }
  2804. return 0;
  2805. }
  2806. static void
  2807. qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2808. {
  2809. int index;
  2810. int flush_cnt = 0;
  2811. int q_was_packing = 0;
  2812. /*
  2813. * check if weed have to switch to non-packing mode or if
  2814. * we have to get a pci flag out on the queue
  2815. */
  2816. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2817. !atomic_read(&queue->set_pci_flags_count)){
  2818. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2819. QETH_OUT_Q_UNLOCKED) {
  2820. /*
  2821. * If we get in here, there was no action in
  2822. * do_send_packet. So, we check if there is a
  2823. * packing buffer to be flushed here.
  2824. */
  2825. netif_stop_queue(queue->card->dev);
  2826. index = queue->next_buf_to_fill;
  2827. q_was_packing = queue->do_pack;
  2828. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2829. if (!flush_cnt &&
  2830. !atomic_read(&queue->set_pci_flags_count))
  2831. flush_cnt +=
  2832. qeth_flush_buffers_on_no_pci(queue);
  2833. if (queue->card->options.performance_stats &&
  2834. q_was_packing)
  2835. queue->card->perf_stats.bufs_sent_pack +=
  2836. flush_cnt;
  2837. if (flush_cnt)
  2838. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2839. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2840. }
  2841. }
  2842. }
  2843. static void
  2844. qeth_qdio_output_handler(struct ccw_device * ccwdev, unsigned int status,
  2845. unsigned int qdio_error, unsigned int siga_error,
  2846. unsigned int __queue, int first_element, int count,
  2847. unsigned long card_ptr)
  2848. {
  2849. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2850. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2851. struct qeth_qdio_out_buffer *buffer;
  2852. int i;
  2853. QETH_DBF_TEXT(trace, 6, "qdouhdl");
  2854. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2855. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION){
  2856. QETH_DBF_TEXT(trace, 2, "achkcond");
  2857. QETH_DBF_TEXT_(trace, 2, "%s", CARD_BUS_ID(card));
  2858. QETH_DBF_TEXT_(trace, 2, "%08x", status);
  2859. netif_stop_queue(card->dev);
  2860. qeth_schedule_recovery(card);
  2861. return;
  2862. }
  2863. }
  2864. if (card->options.performance_stats) {
  2865. card->perf_stats.outbound_handler_cnt++;
  2866. card->perf_stats.outbound_handler_start_time =
  2867. qeth_get_micros();
  2868. }
  2869. for(i = first_element; i < (first_element + count); ++i){
  2870. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2871. /*we only handle the KICK_IT error by doing a recovery */
  2872. if (qeth_handle_send_error(card, buffer,
  2873. qdio_error, siga_error)
  2874. == QETH_SEND_ERROR_KICK_IT){
  2875. netif_stop_queue(card->dev);
  2876. qeth_schedule_recovery(card);
  2877. return;
  2878. }
  2879. qeth_clear_output_buffer(queue, buffer);
  2880. }
  2881. atomic_sub(count, &queue->used_buffers);
  2882. /* check if we need to do something on this outbound queue */
  2883. if (card->info.type != QETH_CARD_TYPE_IQD)
  2884. qeth_check_outbound_queue(queue);
  2885. netif_wake_queue(queue->card->dev);
  2886. if (card->options.performance_stats)
  2887. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2888. card->perf_stats.outbound_handler_start_time;
  2889. }
  2890. static void
  2891. qeth_create_qib_param_field(struct qeth_card *card, char *param_field)
  2892. {
  2893. param_field[0] = _ascebc['P'];
  2894. param_field[1] = _ascebc['C'];
  2895. param_field[2] = _ascebc['I'];
  2896. param_field[3] = _ascebc['T'];
  2897. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2898. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2899. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2900. }
  2901. static void
  2902. qeth_create_qib_param_field_blkt(struct qeth_card *card, char *param_field)
  2903. {
  2904. param_field[16] = _ascebc['B'];
  2905. param_field[17] = _ascebc['L'];
  2906. param_field[18] = _ascebc['K'];
  2907. param_field[19] = _ascebc['T'];
  2908. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2909. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2910. *((unsigned int *) (&param_field[28])) = card->info.blkt.inter_packet_jumbo;
  2911. }
  2912. static void
  2913. qeth_initialize_working_pool_list(struct qeth_card *card)
  2914. {
  2915. struct qeth_buffer_pool_entry *entry;
  2916. QETH_DBF_TEXT(trace,5,"inwrklst");
  2917. list_for_each_entry(entry,
  2918. &card->qdio.init_pool.entry_list, init_list) {
  2919. qeth_put_buffer_pool_entry(card,entry);
  2920. }
  2921. }
  2922. static void
  2923. qeth_clear_working_pool_list(struct qeth_card *card)
  2924. {
  2925. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2926. QETH_DBF_TEXT(trace,5,"clwrklst");
  2927. list_for_each_entry_safe(pool_entry, tmp,
  2928. &card->qdio.in_buf_pool.entry_list, list){
  2929. list_del(&pool_entry->list);
  2930. }
  2931. }
  2932. static void
  2933. qeth_free_buffer_pool(struct qeth_card *card)
  2934. {
  2935. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  2936. int i=0;
  2937. QETH_DBF_TEXT(trace,5,"freepool");
  2938. list_for_each_entry_safe(pool_entry, tmp,
  2939. &card->qdio.init_pool.entry_list, init_list){
  2940. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  2941. free_page((unsigned long)pool_entry->elements[i]);
  2942. list_del(&pool_entry->init_list);
  2943. kfree(pool_entry);
  2944. }
  2945. }
  2946. static int
  2947. qeth_alloc_buffer_pool(struct qeth_card *card)
  2948. {
  2949. struct qeth_buffer_pool_entry *pool_entry;
  2950. void *ptr;
  2951. int i, j;
  2952. QETH_DBF_TEXT(trace,5,"alocpool");
  2953. for (i = 0; i < card->qdio.init_pool.buf_count; ++i){
  2954. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  2955. if (!pool_entry){
  2956. qeth_free_buffer_pool(card);
  2957. return -ENOMEM;
  2958. }
  2959. for(j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j){
  2960. ptr = (void *) __get_free_page(GFP_KERNEL|GFP_DMA);
  2961. if (!ptr) {
  2962. while (j > 0)
  2963. free_page((unsigned long)
  2964. pool_entry->elements[--j]);
  2965. kfree(pool_entry);
  2966. qeth_free_buffer_pool(card);
  2967. return -ENOMEM;
  2968. }
  2969. pool_entry->elements[j] = ptr;
  2970. }
  2971. list_add(&pool_entry->init_list,
  2972. &card->qdio.init_pool.entry_list);
  2973. }
  2974. return 0;
  2975. }
  2976. int
  2977. qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  2978. {
  2979. QETH_DBF_TEXT(trace, 2, "realcbp");
  2980. if ((card->state != CARD_STATE_DOWN) &&
  2981. (card->state != CARD_STATE_RECOVER))
  2982. return -EPERM;
  2983. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  2984. qeth_clear_working_pool_list(card);
  2985. qeth_free_buffer_pool(card);
  2986. card->qdio.in_buf_pool.buf_count = bufcnt;
  2987. card->qdio.init_pool.buf_count = bufcnt;
  2988. return qeth_alloc_buffer_pool(card);
  2989. }
  2990. static int
  2991. qeth_alloc_qdio_buffers(struct qeth_card *card)
  2992. {
  2993. int i, j;
  2994. QETH_DBF_TEXT(setup, 2, "allcqdbf");
  2995. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2996. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2997. return 0;
  2998. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  2999. GFP_KERNEL|GFP_DMA);
  3000. if (!card->qdio.in_q)
  3001. goto out_nomem;
  3002. QETH_DBF_TEXT(setup, 2, "inq");
  3003. QETH_DBF_HEX(setup, 2, &card->qdio.in_q, sizeof(void *));
  3004. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  3005. /* give inbound qeth_qdio_buffers their qdio_buffers */
  3006. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3007. card->qdio.in_q->bufs[i].buffer =
  3008. &card->qdio.in_q->qdio_bufs[i];
  3009. /* inbound buffer pool */
  3010. if (qeth_alloc_buffer_pool(card))
  3011. goto out_freeinq;
  3012. /* outbound */
  3013. card->qdio.out_qs =
  3014. kmalloc(card->qdio.no_out_queues *
  3015. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  3016. if (!card->qdio.out_qs)
  3017. goto out_freepool;
  3018. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  3019. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  3020. GFP_KERNEL|GFP_DMA);
  3021. if (!card->qdio.out_qs[i])
  3022. goto out_freeoutq;
  3023. QETH_DBF_TEXT_(setup, 2, "outq %i", i);
  3024. QETH_DBF_HEX(setup, 2, &card->qdio.out_qs[i], sizeof(void *));
  3025. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  3026. card->qdio.out_qs[i]->queue_no = i;
  3027. /* give outbound qeth_qdio_buffers their qdio_buffers */
  3028. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  3029. card->qdio.out_qs[i]->bufs[j].buffer =
  3030. &card->qdio.out_qs[i]->qdio_bufs[j];
  3031. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  3032. skb_list);
  3033. lockdep_set_class(
  3034. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  3035. &qdio_out_skb_queue_key);
  3036. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  3037. }
  3038. }
  3039. return 0;
  3040. out_freeoutq:
  3041. while (i > 0)
  3042. kfree(card->qdio.out_qs[--i]);
  3043. kfree(card->qdio.out_qs);
  3044. card->qdio.out_qs = NULL;
  3045. out_freepool:
  3046. qeth_free_buffer_pool(card);
  3047. out_freeinq:
  3048. kfree(card->qdio.in_q);
  3049. card->qdio.in_q = NULL;
  3050. out_nomem:
  3051. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  3052. return -ENOMEM;
  3053. }
  3054. static void
  3055. qeth_free_qdio_buffers(struct qeth_card *card)
  3056. {
  3057. int i, j;
  3058. QETH_DBF_TEXT(trace, 2, "freeqdbf");
  3059. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  3060. QETH_QDIO_UNINITIALIZED)
  3061. return;
  3062. kfree(card->qdio.in_q);
  3063. card->qdio.in_q = NULL;
  3064. /* inbound buffer pool */
  3065. qeth_free_buffer_pool(card);
  3066. /* free outbound qdio_qs */
  3067. if (card->qdio.out_qs) {
  3068. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  3069. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  3070. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3071. &card->qdio.out_qs[i]->bufs[j]);
  3072. kfree(card->qdio.out_qs[i]);
  3073. }
  3074. kfree(card->qdio.out_qs);
  3075. card->qdio.out_qs = NULL;
  3076. }
  3077. }
  3078. static void
  3079. qeth_clear_qdio_buffers(struct qeth_card *card)
  3080. {
  3081. int i, j;
  3082. QETH_DBF_TEXT(trace, 2, "clearqdbf");
  3083. /* clear outbound buffers to free skbs */
  3084. for (i = 0; i < card->qdio.no_out_queues; ++i)
  3085. if (card->qdio.out_qs && card->qdio.out_qs[i]) {
  3086. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  3087. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3088. &card->qdio.out_qs[i]->bufs[j]);
  3089. }
  3090. }
  3091. static void
  3092. qeth_init_qdio_info(struct qeth_card *card)
  3093. {
  3094. QETH_DBF_TEXT(setup, 4, "intqdinf");
  3095. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  3096. /* inbound */
  3097. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  3098. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  3099. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  3100. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  3101. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  3102. }
  3103. static int
  3104. qeth_init_qdio_queues(struct qeth_card *card)
  3105. {
  3106. int i, j;
  3107. int rc;
  3108. QETH_DBF_TEXT(setup, 2, "initqdqs");
  3109. /* inbound queue */
  3110. memset(card->qdio.in_q->qdio_bufs, 0,
  3111. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  3112. qeth_initialize_working_pool_list(card);
  3113. /*give only as many buffers to hardware as we have buffer pool entries*/
  3114. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  3115. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  3116. card->qdio.in_q->next_buf_to_init = card->qdio.in_buf_pool.buf_count - 1;
  3117. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  3118. card->qdio.in_buf_pool.buf_count - 1, NULL);
  3119. if (rc) {
  3120. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3121. return rc;
  3122. }
  3123. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  3124. if (rc) {
  3125. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3126. return rc;
  3127. }
  3128. /* outbound queue */
  3129. for (i = 0; i < card->qdio.no_out_queues; ++i){
  3130. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  3131. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  3132. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j){
  3133. qeth_clear_output_buffer(card->qdio.out_qs[i],
  3134. &card->qdio.out_qs[i]->bufs[j]);
  3135. }
  3136. card->qdio.out_qs[i]->card = card;
  3137. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  3138. card->qdio.out_qs[i]->do_pack = 0;
  3139. atomic_set(&card->qdio.out_qs[i]->used_buffers,0);
  3140. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  3141. atomic_set(&card->qdio.out_qs[i]->state,
  3142. QETH_OUT_Q_UNLOCKED);
  3143. }
  3144. return 0;
  3145. }
  3146. static int
  3147. qeth_qdio_establish(struct qeth_card *card)
  3148. {
  3149. struct qdio_initialize init_data;
  3150. char *qib_param_field;
  3151. struct qdio_buffer **in_sbal_ptrs;
  3152. struct qdio_buffer **out_sbal_ptrs;
  3153. int i, j, k;
  3154. int rc = 0;
  3155. QETH_DBF_TEXT(setup, 2, "qdioest");
  3156. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3157. GFP_KERNEL);
  3158. if (!qib_param_field)
  3159. return -ENOMEM;
  3160. qeth_create_qib_param_field(card, qib_param_field);
  3161. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3162. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3163. GFP_KERNEL);
  3164. if (!in_sbal_ptrs) {
  3165. kfree(qib_param_field);
  3166. return -ENOMEM;
  3167. }
  3168. for(i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3169. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3170. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3171. out_sbal_ptrs =
  3172. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3173. sizeof(void *), GFP_KERNEL);
  3174. if (!out_sbal_ptrs) {
  3175. kfree(in_sbal_ptrs);
  3176. kfree(qib_param_field);
  3177. return -ENOMEM;
  3178. }
  3179. for(i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3180. for(j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k){
  3181. out_sbal_ptrs[k] = (struct qdio_buffer *)
  3182. virt_to_phys(card->qdio.out_qs[i]->
  3183. bufs[j].buffer);
  3184. }
  3185. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3186. init_data.cdev = CARD_DDEV(card);
  3187. init_data.q_format = qeth_get_qdio_q_format(card);
  3188. init_data.qib_param_field_format = 0;
  3189. init_data.qib_param_field = qib_param_field;
  3190. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3191. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3192. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3193. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3194. init_data.no_input_qs = 1;
  3195. init_data.no_output_qs = card->qdio.no_out_queues;
  3196. init_data.input_handler = (qdio_handler_t *)
  3197. qeth_qdio_input_handler;
  3198. init_data.output_handler = (qdio_handler_t *)
  3199. qeth_qdio_output_handler;
  3200. init_data.int_parm = (unsigned long) card;
  3201. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3202. QDIO_OUTBOUND_0COPY_SBALS |
  3203. QDIO_USE_OUTBOUND_PCIS;
  3204. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3205. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3206. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3207. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED)
  3208. if ((rc = qdio_initialize(&init_data)))
  3209. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3210. kfree(out_sbal_ptrs);
  3211. kfree(in_sbal_ptrs);
  3212. kfree(qib_param_field);
  3213. return rc;
  3214. }
  3215. static int
  3216. qeth_qdio_activate(struct qeth_card *card)
  3217. {
  3218. QETH_DBF_TEXT(setup,3,"qdioact");
  3219. return qdio_activate(CARD_DDEV(card), 0);
  3220. }
  3221. static int
  3222. qeth_clear_channel(struct qeth_channel *channel)
  3223. {
  3224. unsigned long flags;
  3225. struct qeth_card *card;
  3226. int rc;
  3227. QETH_DBF_TEXT(trace,3,"clearch");
  3228. card = CARD_FROM_CDEV(channel->ccwdev);
  3229. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3230. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  3231. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3232. if (rc)
  3233. return rc;
  3234. rc = wait_event_interruptible_timeout(card->wait_q,
  3235. channel->state==CH_STATE_STOPPED, QETH_TIMEOUT);
  3236. if (rc == -ERESTARTSYS)
  3237. return rc;
  3238. if (channel->state != CH_STATE_STOPPED)
  3239. return -ETIME;
  3240. channel->state = CH_STATE_DOWN;
  3241. return 0;
  3242. }
  3243. static int
  3244. qeth_halt_channel(struct qeth_channel *channel)
  3245. {
  3246. unsigned long flags;
  3247. struct qeth_card *card;
  3248. int rc;
  3249. QETH_DBF_TEXT(trace,3,"haltch");
  3250. card = CARD_FROM_CDEV(channel->ccwdev);
  3251. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  3252. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  3253. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  3254. if (rc)
  3255. return rc;
  3256. rc = wait_event_interruptible_timeout(card->wait_q,
  3257. channel->state==CH_STATE_HALTED, QETH_TIMEOUT);
  3258. if (rc == -ERESTARTSYS)
  3259. return rc;
  3260. if (channel->state != CH_STATE_HALTED)
  3261. return -ETIME;
  3262. return 0;
  3263. }
  3264. static int
  3265. qeth_halt_channels(struct qeth_card *card)
  3266. {
  3267. int rc1 = 0, rc2=0, rc3 = 0;
  3268. QETH_DBF_TEXT(trace,3,"haltchs");
  3269. rc1 = qeth_halt_channel(&card->read);
  3270. rc2 = qeth_halt_channel(&card->write);
  3271. rc3 = qeth_halt_channel(&card->data);
  3272. if (rc1)
  3273. return rc1;
  3274. if (rc2)
  3275. return rc2;
  3276. return rc3;
  3277. }
  3278. static int
  3279. qeth_clear_channels(struct qeth_card *card)
  3280. {
  3281. int rc1 = 0, rc2=0, rc3 = 0;
  3282. QETH_DBF_TEXT(trace,3,"clearchs");
  3283. rc1 = qeth_clear_channel(&card->read);
  3284. rc2 = qeth_clear_channel(&card->write);
  3285. rc3 = qeth_clear_channel(&card->data);
  3286. if (rc1)
  3287. return rc1;
  3288. if (rc2)
  3289. return rc2;
  3290. return rc3;
  3291. }
  3292. static int
  3293. qeth_clear_halt_card(struct qeth_card *card, int halt)
  3294. {
  3295. int rc = 0;
  3296. QETH_DBF_TEXT(trace,3,"clhacrd");
  3297. QETH_DBF_HEX(trace, 3, &card, sizeof(void *));
  3298. if (halt)
  3299. rc = qeth_halt_channels(card);
  3300. if (rc)
  3301. return rc;
  3302. return qeth_clear_channels(card);
  3303. }
  3304. static int
  3305. qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  3306. {
  3307. int rc = 0;
  3308. QETH_DBF_TEXT(trace,3,"qdioclr");
  3309. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  3310. QETH_QDIO_CLEANING)) {
  3311. case QETH_QDIO_ESTABLISHED:
  3312. if ((rc = qdio_cleanup(CARD_DDEV(card),
  3313. (card->info.type == QETH_CARD_TYPE_IQD) ?
  3314. QDIO_FLAG_CLEANUP_USING_HALT :
  3315. QDIO_FLAG_CLEANUP_USING_CLEAR)))
  3316. QETH_DBF_TEXT_(trace, 3, "1err%d", rc);
  3317. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3318. break;
  3319. case QETH_QDIO_CLEANING:
  3320. return rc;
  3321. default:
  3322. break;
  3323. }
  3324. if ((rc = qeth_clear_halt_card(card, use_halt)))
  3325. QETH_DBF_TEXT_(trace, 3, "2err%d", rc);
  3326. card->state = CARD_STATE_DOWN;
  3327. return rc;
  3328. }
  3329. static int
  3330. qeth_dm_act(struct qeth_card *card)
  3331. {
  3332. int rc;
  3333. struct qeth_cmd_buffer *iob;
  3334. QETH_DBF_TEXT(setup,2,"dmact");
  3335. iob = qeth_wait_for_buffer(&card->write);
  3336. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  3337. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  3338. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  3339. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  3340. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3341. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  3342. return rc;
  3343. }
  3344. static int
  3345. qeth_mpc_initialize(struct qeth_card *card)
  3346. {
  3347. int rc;
  3348. QETH_DBF_TEXT(setup,2,"mpcinit");
  3349. if ((rc = qeth_issue_next_read(card))){
  3350. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  3351. return rc;
  3352. }
  3353. if ((rc = qeth_cm_enable(card))){
  3354. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  3355. goto out_qdio;
  3356. }
  3357. if ((rc = qeth_cm_setup(card))){
  3358. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  3359. goto out_qdio;
  3360. }
  3361. if ((rc = qeth_ulp_enable(card))){
  3362. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  3363. goto out_qdio;
  3364. }
  3365. if ((rc = qeth_ulp_setup(card))){
  3366. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3367. goto out_qdio;
  3368. }
  3369. if ((rc = qeth_alloc_qdio_buffers(card))){
  3370. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  3371. goto out_qdio;
  3372. }
  3373. if ((rc = qeth_qdio_establish(card))){
  3374. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  3375. qeth_free_qdio_buffers(card);
  3376. goto out_qdio;
  3377. }
  3378. if ((rc = qeth_qdio_activate(card))){
  3379. QETH_DBF_TEXT_(setup, 2, "7err%d", rc);
  3380. goto out_qdio;
  3381. }
  3382. if ((rc = qeth_dm_act(card))){
  3383. QETH_DBF_TEXT_(setup, 2, "8err%d", rc);
  3384. goto out_qdio;
  3385. }
  3386. return 0;
  3387. out_qdio:
  3388. qeth_qdio_clear_card(card, card->info.type!=QETH_CARD_TYPE_IQD);
  3389. return rc;
  3390. }
  3391. static struct net_device *
  3392. qeth_get_netdevice(enum qeth_card_types type, enum qeth_link_types linktype)
  3393. {
  3394. struct net_device *dev = NULL;
  3395. switch (type) {
  3396. case QETH_CARD_TYPE_OSAE:
  3397. switch (linktype) {
  3398. case QETH_LINK_TYPE_LANE_TR:
  3399. case QETH_LINK_TYPE_HSTR:
  3400. #ifdef CONFIG_TR
  3401. dev = alloc_trdev(0);
  3402. #endif /* CONFIG_TR */
  3403. break;
  3404. default:
  3405. dev = alloc_etherdev(0);
  3406. }
  3407. break;
  3408. case QETH_CARD_TYPE_IQD:
  3409. dev = alloc_netdev(0, "hsi%d", ether_setup);
  3410. break;
  3411. case QETH_CARD_TYPE_OSN:
  3412. dev = alloc_netdev(0, "osn%d", ether_setup);
  3413. break;
  3414. default:
  3415. dev = alloc_etherdev(0);
  3416. }
  3417. return dev;
  3418. }
  3419. /*hard_header fake function; used in case fake_ll is set */
  3420. static int
  3421. qeth_fake_header(struct sk_buff *skb, struct net_device *dev,
  3422. unsigned short type, const void *daddr, const void *saddr,
  3423. unsigned len)
  3424. {
  3425. if(dev->type == ARPHRD_IEEE802_TR){
  3426. struct trh_hdr *hdr;
  3427. hdr = (struct trh_hdr *)skb_push(skb, QETH_FAKE_LL_LEN_TR);
  3428. memcpy(hdr->saddr, dev->dev_addr, TR_ALEN);
  3429. memcpy(hdr->daddr, "FAKELL", TR_ALEN);
  3430. return QETH_FAKE_LL_LEN_TR;
  3431. } else {
  3432. struct ethhdr *hdr;
  3433. hdr = (struct ethhdr *)skb_push(skb, QETH_FAKE_LL_LEN_ETH);
  3434. memcpy(hdr->h_source, dev->dev_addr, ETH_ALEN);
  3435. memcpy(hdr->h_dest, "FAKELL", ETH_ALEN);
  3436. if (type != ETH_P_802_3)
  3437. hdr->h_proto = htons(type);
  3438. else
  3439. hdr->h_proto = htons(len);
  3440. return QETH_FAKE_LL_LEN_ETH;
  3441. }
  3442. }
  3443. static const struct header_ops qeth_fake_ops = {
  3444. .create = qeth_fake_header,
  3445. .parse = qeth_hard_header_parse,
  3446. };
  3447. static int
  3448. qeth_send_packet(struct qeth_card *, struct sk_buff *);
  3449. static int
  3450. qeth_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)
  3451. {
  3452. int rc;
  3453. struct qeth_card *card;
  3454. QETH_DBF_TEXT(trace, 6, "hrdstxmi");
  3455. card = (struct qeth_card *)dev->priv;
  3456. if (skb==NULL) {
  3457. card->stats.tx_dropped++;
  3458. card->stats.tx_errors++;
  3459. /* return OK; otherwise ksoftirqd goes to 100% */
  3460. return NETDEV_TX_OK;
  3461. }
  3462. if ((card->state != CARD_STATE_UP) || !card->lan_online) {
  3463. card->stats.tx_dropped++;
  3464. card->stats.tx_errors++;
  3465. card->stats.tx_carrier_errors++;
  3466. dev_kfree_skb_any(skb);
  3467. /* return OK; otherwise ksoftirqd goes to 100% */
  3468. return NETDEV_TX_OK;
  3469. }
  3470. if (card->options.performance_stats) {
  3471. card->perf_stats.outbound_cnt++;
  3472. card->perf_stats.outbound_start_time = qeth_get_micros();
  3473. }
  3474. netif_stop_queue(dev);
  3475. if ((rc = qeth_send_packet(card, skb))) {
  3476. if (rc == -EBUSY) {
  3477. return NETDEV_TX_BUSY;
  3478. } else {
  3479. card->stats.tx_errors++;
  3480. card->stats.tx_dropped++;
  3481. dev_kfree_skb_any(skb);
  3482. /*set to OK; otherwise ksoftirqd goes to 100% */
  3483. rc = NETDEV_TX_OK;
  3484. }
  3485. }
  3486. netif_wake_queue(dev);
  3487. if (card->options.performance_stats)
  3488. card->perf_stats.outbound_time += qeth_get_micros() -
  3489. card->perf_stats.outbound_start_time;
  3490. return rc;
  3491. }
  3492. static int
  3493. qeth_verify_vlan_dev(struct net_device *dev, struct qeth_card *card)
  3494. {
  3495. int rc = 0;
  3496. #ifdef CONFIG_QETH_VLAN
  3497. struct vlan_group *vg;
  3498. int i;
  3499. if (!(vg = card->vlangrp))
  3500. return rc;
  3501. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++){
  3502. if (vlan_group_get_device(vg, i) == dev){
  3503. rc = QETH_VLAN_CARD;
  3504. break;
  3505. }
  3506. }
  3507. if (rc && !(VLAN_DEV_INFO(dev)->real_dev->priv == (void *)card))
  3508. return 0;
  3509. #endif
  3510. return rc;
  3511. }
  3512. static int
  3513. qeth_verify_dev(struct net_device *dev)
  3514. {
  3515. struct qeth_card *card;
  3516. unsigned long flags;
  3517. int rc = 0;
  3518. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  3519. list_for_each_entry(card, &qeth_card_list.list, list){
  3520. if (card->dev == dev){
  3521. rc = QETH_REAL_CARD;
  3522. break;
  3523. }
  3524. rc = qeth_verify_vlan_dev(dev, card);
  3525. if (rc)
  3526. break;
  3527. }
  3528. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  3529. return rc;
  3530. }
  3531. static struct qeth_card *
  3532. qeth_get_card_from_dev(struct net_device *dev)
  3533. {
  3534. struct qeth_card *card = NULL;
  3535. int rc;
  3536. rc = qeth_verify_dev(dev);
  3537. if (rc == QETH_REAL_CARD)
  3538. card = (struct qeth_card *)dev->priv;
  3539. else if (rc == QETH_VLAN_CARD)
  3540. card = (struct qeth_card *)
  3541. VLAN_DEV_INFO(dev)->real_dev->priv;
  3542. QETH_DBF_TEXT_(trace, 4, "%d", rc);
  3543. return card ;
  3544. }
  3545. static void
  3546. qeth_tx_timeout(struct net_device *dev)
  3547. {
  3548. struct qeth_card *card;
  3549. card = (struct qeth_card *) dev->priv;
  3550. card->stats.tx_errors++;
  3551. qeth_schedule_recovery(card);
  3552. }
  3553. static int
  3554. qeth_open(struct net_device *dev)
  3555. {
  3556. struct qeth_card *card;
  3557. QETH_DBF_TEXT(trace, 4, "qethopen");
  3558. card = (struct qeth_card *) dev->priv;
  3559. if (card->state != CARD_STATE_SOFTSETUP)
  3560. return -ENODEV;
  3561. if ( (card->info.type != QETH_CARD_TYPE_OSN) &&
  3562. (card->options.layer2) &&
  3563. (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))) {
  3564. QETH_DBF_TEXT(trace,4,"nomacadr");
  3565. return -EPERM;
  3566. }
  3567. card->data.state = CH_STATE_UP;
  3568. card->state = CARD_STATE_UP;
  3569. card->dev->flags |= IFF_UP;
  3570. netif_start_queue(dev);
  3571. if (!card->lan_online && netif_carrier_ok(dev))
  3572. netif_carrier_off(dev);
  3573. return 0;
  3574. }
  3575. static int
  3576. qeth_stop(struct net_device *dev)
  3577. {
  3578. struct qeth_card *card;
  3579. QETH_DBF_TEXT(trace, 4, "qethstop");
  3580. card = (struct qeth_card *) dev->priv;
  3581. netif_tx_disable(dev);
  3582. card->dev->flags &= ~IFF_UP;
  3583. if (card->state == CARD_STATE_UP)
  3584. card->state = CARD_STATE_SOFTSETUP;
  3585. return 0;
  3586. }
  3587. static int
  3588. qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  3589. {
  3590. int cast_type = RTN_UNSPEC;
  3591. if (card->info.type == QETH_CARD_TYPE_OSN)
  3592. return cast_type;
  3593. if (skb->dst && skb->dst->neighbour){
  3594. cast_type = skb->dst->neighbour->type;
  3595. if ((cast_type == RTN_BROADCAST) ||
  3596. (cast_type == RTN_MULTICAST) ||
  3597. (cast_type == RTN_ANYCAST))
  3598. return cast_type;
  3599. else
  3600. return RTN_UNSPEC;
  3601. }
  3602. /* try something else */
  3603. if (skb->protocol == ETH_P_IPV6)
  3604. return (skb_network_header(skb)[24] == 0xff) ?
  3605. RTN_MULTICAST : 0;
  3606. else if (skb->protocol == ETH_P_IP)
  3607. return ((skb_network_header(skb)[16] & 0xf0) == 0xe0) ?
  3608. RTN_MULTICAST : 0;
  3609. /* ... */
  3610. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  3611. return RTN_BROADCAST;
  3612. else {
  3613. u16 hdr_mac;
  3614. hdr_mac = *((u16 *)skb->data);
  3615. /* tr multicast? */
  3616. switch (card->info.link_type) {
  3617. case QETH_LINK_TYPE_HSTR:
  3618. case QETH_LINK_TYPE_LANE_TR:
  3619. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3620. (hdr_mac == QETH_TR_MAC_C))
  3621. return RTN_MULTICAST;
  3622. break;
  3623. /* eth or so multicast? */
  3624. default:
  3625. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  3626. (hdr_mac == QETH_ETH_MAC_V6))
  3627. return RTN_MULTICAST;
  3628. }
  3629. }
  3630. return cast_type;
  3631. }
  3632. static int
  3633. qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3634. int ipv, int cast_type)
  3635. {
  3636. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  3637. return card->qdio.default_out_queue;
  3638. switch (card->qdio.no_out_queues) {
  3639. case 4:
  3640. if (cast_type && card->info.is_multicast_different)
  3641. return card->info.is_multicast_different &
  3642. (card->qdio.no_out_queues - 1);
  3643. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  3644. const u8 tos = ip_hdr(skb)->tos;
  3645. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_TOS){
  3646. if (tos & IP_TOS_NOTIMPORTANT)
  3647. return 3;
  3648. if (tos & IP_TOS_HIGHRELIABILITY)
  3649. return 2;
  3650. if (tos & IP_TOS_HIGHTHROUGHPUT)
  3651. return 1;
  3652. if (tos & IP_TOS_LOWDELAY)
  3653. return 0;
  3654. }
  3655. if (card->qdio.do_prio_queueing==QETH_PRIO_Q_ING_PREC)
  3656. return 3 - (tos >> 6);
  3657. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  3658. /* TODO: IPv6!!! */
  3659. }
  3660. return card->qdio.default_out_queue;
  3661. case 1: /* fallthrough for single-out-queue 1920-device */
  3662. default:
  3663. return card->qdio.default_out_queue;
  3664. }
  3665. }
  3666. static inline int
  3667. qeth_get_ip_version(struct sk_buff *skb)
  3668. {
  3669. switch (skb->protocol) {
  3670. case ETH_P_IPV6:
  3671. return 6;
  3672. case ETH_P_IP:
  3673. return 4;
  3674. default:
  3675. return 0;
  3676. }
  3677. }
  3678. static struct qeth_hdr *
  3679. __qeth_prepare_skb(struct qeth_card *card, struct sk_buff *skb, int ipv)
  3680. {
  3681. #ifdef CONFIG_QETH_VLAN
  3682. u16 *tag;
  3683. if (card->vlangrp && vlan_tx_tag_present(skb) &&
  3684. ((ipv == 6) || card->options.layer2) ) {
  3685. /*
  3686. * Move the mac addresses (6 bytes src, 6 bytes dest)
  3687. * to the beginning of the new header. We are using three
  3688. * memcpys instead of one memmove to save cycles.
  3689. */
  3690. skb_push(skb, VLAN_HLEN);
  3691. skb_copy_to_linear_data(skb, skb->data + 4, 4);
  3692. skb_copy_to_linear_data_offset(skb, 4, skb->data + 8, 4);
  3693. skb_copy_to_linear_data_offset(skb, 8, skb->data + 12, 4);
  3694. tag = (u16 *)(skb->data + 12);
  3695. /*
  3696. * first two bytes = ETH_P_8021Q (0x8100)
  3697. * second two bytes = VLANID
  3698. */
  3699. *tag = __constant_htons(ETH_P_8021Q);
  3700. *(tag + 1) = htons(vlan_tx_tag_get(skb));
  3701. }
  3702. #endif
  3703. return ((struct qeth_hdr *)
  3704. qeth_push_skb(card, skb, sizeof(struct qeth_hdr)));
  3705. }
  3706. static void
  3707. __qeth_free_new_skb(struct sk_buff *orig_skb, struct sk_buff *new_skb)
  3708. {
  3709. if (orig_skb != new_skb)
  3710. dev_kfree_skb_any(new_skb);
  3711. }
  3712. static struct sk_buff *
  3713. qeth_prepare_skb(struct qeth_card *card, struct sk_buff *skb,
  3714. struct qeth_hdr **hdr, int ipv)
  3715. {
  3716. struct sk_buff *new_skb, *new_skb2;
  3717. QETH_DBF_TEXT(trace, 6, "prepskb");
  3718. new_skb = skb;
  3719. new_skb = qeth_pskb_unshare(skb, GFP_ATOMIC);
  3720. if (!new_skb)
  3721. return NULL;
  3722. new_skb2 = qeth_realloc_headroom(card, new_skb,
  3723. sizeof(struct qeth_hdr));
  3724. if (!new_skb2) {
  3725. __qeth_free_new_skb(skb, new_skb);
  3726. return NULL;
  3727. }
  3728. if (new_skb != skb)
  3729. __qeth_free_new_skb(new_skb2, new_skb);
  3730. new_skb = new_skb2;
  3731. *hdr = __qeth_prepare_skb(card, new_skb, ipv);
  3732. if (*hdr == NULL) {
  3733. __qeth_free_new_skb(skb, new_skb);
  3734. return NULL;
  3735. }
  3736. return new_skb;
  3737. }
  3738. static inline u8
  3739. qeth_get_qeth_hdr_flags4(int cast_type)
  3740. {
  3741. if (cast_type == RTN_MULTICAST)
  3742. return QETH_CAST_MULTICAST;
  3743. if (cast_type == RTN_BROADCAST)
  3744. return QETH_CAST_BROADCAST;
  3745. return QETH_CAST_UNICAST;
  3746. }
  3747. static inline u8
  3748. qeth_get_qeth_hdr_flags6(int cast_type)
  3749. {
  3750. u8 ct = QETH_HDR_PASSTHRU | QETH_HDR_IPV6;
  3751. if (cast_type == RTN_MULTICAST)
  3752. return ct | QETH_CAST_MULTICAST;
  3753. if (cast_type == RTN_ANYCAST)
  3754. return ct | QETH_CAST_ANYCAST;
  3755. if (cast_type == RTN_BROADCAST)
  3756. return ct | QETH_CAST_BROADCAST;
  3757. return ct | QETH_CAST_UNICAST;
  3758. }
  3759. static void
  3760. qeth_layer2_get_packet_type(struct qeth_card *card, struct qeth_hdr *hdr,
  3761. struct sk_buff *skb)
  3762. {
  3763. __u16 hdr_mac;
  3764. if (!memcmp(skb->data+QETH_HEADER_SIZE,
  3765. skb->dev->broadcast,6)) { /* broadcast? */
  3766. *(__u32 *)hdr->hdr.l2.flags |=
  3767. QETH_LAYER2_FLAG_BROADCAST << 8;
  3768. return;
  3769. }
  3770. hdr_mac=*((__u16*)skb->data);
  3771. /* tr multicast? */
  3772. switch (card->info.link_type) {
  3773. case QETH_LINK_TYPE_HSTR:
  3774. case QETH_LINK_TYPE_LANE_TR:
  3775. if ((hdr_mac == QETH_TR_MAC_NC) ||
  3776. (hdr_mac == QETH_TR_MAC_C) )
  3777. *(__u32 *)hdr->hdr.l2.flags |=
  3778. QETH_LAYER2_FLAG_MULTICAST << 8;
  3779. else
  3780. *(__u32 *)hdr->hdr.l2.flags |=
  3781. QETH_LAYER2_FLAG_UNICAST << 8;
  3782. break;
  3783. /* eth or so multicast? */
  3784. default:
  3785. if ( (hdr_mac==QETH_ETH_MAC_V4) ||
  3786. (hdr_mac==QETH_ETH_MAC_V6) )
  3787. *(__u32 *)hdr->hdr.l2.flags |=
  3788. QETH_LAYER2_FLAG_MULTICAST << 8;
  3789. else
  3790. *(__u32 *)hdr->hdr.l2.flags |=
  3791. QETH_LAYER2_FLAG_UNICAST << 8;
  3792. }
  3793. }
  3794. static void
  3795. qeth_layer2_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3796. struct sk_buff *skb, int cast_type)
  3797. {
  3798. memset(hdr, 0, sizeof(struct qeth_hdr));
  3799. hdr->hdr.l2.id = QETH_HEADER_TYPE_LAYER2;
  3800. /* set byte 0 to "0x02" and byte 3 to casting flags */
  3801. if (cast_type==RTN_MULTICAST)
  3802. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_MULTICAST << 8;
  3803. else if (cast_type==RTN_BROADCAST)
  3804. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_BROADCAST << 8;
  3805. else
  3806. qeth_layer2_get_packet_type(card, hdr, skb);
  3807. hdr->hdr.l2.pkt_length = skb->len-QETH_HEADER_SIZE;
  3808. #ifdef CONFIG_QETH_VLAN
  3809. /* VSWITCH relies on the VLAN
  3810. * information to be present in
  3811. * the QDIO header */
  3812. if ((card->vlangrp != NULL) &&
  3813. vlan_tx_tag_present(skb)) {
  3814. *(__u32 *)hdr->hdr.l2.flags |= QETH_LAYER2_FLAG_VLAN << 8;
  3815. hdr->hdr.l2.vlan_id = vlan_tx_tag_get(skb);
  3816. }
  3817. #endif
  3818. }
  3819. void
  3820. qeth_fill_header(struct qeth_card *card, struct qeth_hdr *hdr,
  3821. struct sk_buff *skb, int ipv, int cast_type)
  3822. {
  3823. QETH_DBF_TEXT(trace, 6, "fillhdr");
  3824. memset(hdr, 0, sizeof(struct qeth_hdr));
  3825. if (card->options.layer2) {
  3826. qeth_layer2_fill_header(card, hdr, skb, cast_type);
  3827. return;
  3828. }
  3829. hdr->hdr.l3.id = QETH_HEADER_TYPE_LAYER3;
  3830. hdr->hdr.l3.ext_flags = 0;
  3831. #ifdef CONFIG_QETH_VLAN
  3832. /*
  3833. * before we're going to overwrite this location with next hop ip.
  3834. * v6 uses passthrough, v4 sets the tag in the QDIO header.
  3835. */
  3836. if (card->vlangrp && vlan_tx_tag_present(skb)) {
  3837. hdr->hdr.l3.ext_flags = (ipv == 4) ?
  3838. QETH_HDR_EXT_VLAN_FRAME :
  3839. QETH_HDR_EXT_INCLUDE_VLAN_TAG;
  3840. hdr->hdr.l3.vlan_id = vlan_tx_tag_get(skb);
  3841. }
  3842. #endif /* CONFIG_QETH_VLAN */
  3843. hdr->hdr.l3.length = skb->len - sizeof(struct qeth_hdr);
  3844. if (ipv == 4) { /* IPv4 */
  3845. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags4(cast_type);
  3846. memset(hdr->hdr.l3.dest_addr, 0, 12);
  3847. if ((skb->dst) && (skb->dst->neighbour)) {
  3848. *((u32 *) (&hdr->hdr.l3.dest_addr[12])) =
  3849. *((u32 *) skb->dst->neighbour->primary_key);
  3850. } else {
  3851. /* fill in destination address used in ip header */
  3852. *((u32 *)(&hdr->hdr.l3.dest_addr[12])) =
  3853. ip_hdr(skb)->daddr;
  3854. }
  3855. } else if (ipv == 6) { /* IPv6 or passthru */
  3856. hdr->hdr.l3.flags = qeth_get_qeth_hdr_flags6(cast_type);
  3857. if ((skb->dst) && (skb->dst->neighbour)) {
  3858. memcpy(hdr->hdr.l3.dest_addr,
  3859. skb->dst->neighbour->primary_key, 16);
  3860. } else {
  3861. /* fill in destination address used in ip header */
  3862. memcpy(hdr->hdr.l3.dest_addr,
  3863. &ipv6_hdr(skb)->daddr, 16);
  3864. }
  3865. } else { /* passthrough */
  3866. if((skb->dev->type == ARPHRD_IEEE802_TR) &&
  3867. !memcmp(skb->data + sizeof(struct qeth_hdr) +
  3868. sizeof(__u16), skb->dev->broadcast, 6)) {
  3869. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3870. QETH_HDR_PASSTHRU;
  3871. } else if (!memcmp(skb->data + sizeof(struct qeth_hdr),
  3872. skb->dev->broadcast, 6)) { /* broadcast? */
  3873. hdr->hdr.l3.flags = QETH_CAST_BROADCAST |
  3874. QETH_HDR_PASSTHRU;
  3875. } else {
  3876. hdr->hdr.l3.flags = (cast_type == RTN_MULTICAST) ?
  3877. QETH_CAST_MULTICAST | QETH_HDR_PASSTHRU :
  3878. QETH_CAST_UNICAST | QETH_HDR_PASSTHRU;
  3879. }
  3880. }
  3881. }
  3882. static void
  3883. __qeth_fill_buffer(struct sk_buff *skb, struct qdio_buffer *buffer,
  3884. int is_tso, int *next_element_to_fill)
  3885. {
  3886. int length = skb->len;
  3887. int length_here;
  3888. int element;
  3889. char *data;
  3890. int first_lap ;
  3891. element = *next_element_to_fill;
  3892. data = skb->data;
  3893. first_lap = (is_tso == 0 ? 1 : 0);
  3894. while (length > 0) {
  3895. /* length_here is the remaining amount of data in this page */
  3896. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3897. if (length < length_here)
  3898. length_here = length;
  3899. buffer->element[element].addr = data;
  3900. buffer->element[element].length = length_here;
  3901. length -= length_here;
  3902. if (!length) {
  3903. if (first_lap)
  3904. buffer->element[element].flags = 0;
  3905. else
  3906. buffer->element[element].flags =
  3907. SBAL_FLAGS_LAST_FRAG;
  3908. } else {
  3909. if (first_lap)
  3910. buffer->element[element].flags =
  3911. SBAL_FLAGS_FIRST_FRAG;
  3912. else
  3913. buffer->element[element].flags =
  3914. SBAL_FLAGS_MIDDLE_FRAG;
  3915. }
  3916. data += length_here;
  3917. element++;
  3918. first_lap = 0;
  3919. }
  3920. *next_element_to_fill = element;
  3921. }
  3922. static int
  3923. qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3924. struct qeth_qdio_out_buffer *buf,
  3925. struct sk_buff *skb)
  3926. {
  3927. struct qdio_buffer *buffer;
  3928. struct qeth_hdr_tso *hdr;
  3929. int flush_cnt = 0, hdr_len, large_send = 0;
  3930. QETH_DBF_TEXT(trace, 6, "qdfillbf");
  3931. buffer = buf->buffer;
  3932. atomic_inc(&skb->users);
  3933. skb_queue_tail(&buf->skb_list, skb);
  3934. hdr = (struct qeth_hdr_tso *) skb->data;
  3935. /*check first on TSO ....*/
  3936. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3937. int element = buf->next_element_to_fill;
  3938. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  3939. /*fill first buffer entry only with header information */
  3940. buffer->element[element].addr = skb->data;
  3941. buffer->element[element].length = hdr_len;
  3942. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  3943. buf->next_element_to_fill++;
  3944. skb->data += hdr_len;
  3945. skb->len -= hdr_len;
  3946. large_send = 1;
  3947. }
  3948. if (skb_shinfo(skb)->nr_frags == 0)
  3949. __qeth_fill_buffer(skb, buffer, large_send,
  3950. (int *)&buf->next_element_to_fill);
  3951. else
  3952. __qeth_fill_buffer_frag(skb, buffer, large_send,
  3953. (int *)&buf->next_element_to_fill);
  3954. if (!queue->do_pack) {
  3955. QETH_DBF_TEXT(trace, 6, "fillbfnp");
  3956. /* set state to PRIMED -> will be flushed */
  3957. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3958. flush_cnt = 1;
  3959. } else {
  3960. QETH_DBF_TEXT(trace, 6, "fillbfpa");
  3961. if (queue->card->options.performance_stats)
  3962. queue->card->perf_stats.skbs_sent_pack++;
  3963. if (buf->next_element_to_fill >=
  3964. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3965. /*
  3966. * packed buffer if full -> set state PRIMED
  3967. * -> will be flushed
  3968. */
  3969. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3970. flush_cnt = 1;
  3971. }
  3972. }
  3973. return flush_cnt;
  3974. }
  3975. static int
  3976. qeth_do_send_packet_fast(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3977. struct sk_buff *skb, struct qeth_hdr *hdr,
  3978. int elements_needed,
  3979. struct qeth_eddp_context *ctx)
  3980. {
  3981. struct qeth_qdio_out_buffer *buffer;
  3982. int buffers_needed = 0;
  3983. int flush_cnt = 0;
  3984. int index;
  3985. QETH_DBF_TEXT(trace, 6, "dosndpfa");
  3986. /* spin until we get the queue ... */
  3987. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3988. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3989. /* ... now we've got the queue */
  3990. index = queue->next_buf_to_fill;
  3991. buffer = &queue->bufs[queue->next_buf_to_fill];
  3992. /*
  3993. * check if buffer is empty to make sure that we do not 'overtake'
  3994. * ourselves and try to fill a buffer that is already primed
  3995. */
  3996. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3997. goto out;
  3998. if (ctx == NULL)
  3999. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  4000. QDIO_MAX_BUFFERS_PER_Q;
  4001. else {
  4002. buffers_needed = qeth_eddp_check_buffers_for_context(queue,ctx);
  4003. if (buffers_needed < 0)
  4004. goto out;
  4005. queue->next_buf_to_fill =
  4006. (queue->next_buf_to_fill + buffers_needed) %
  4007. QDIO_MAX_BUFFERS_PER_Q;
  4008. }
  4009. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4010. if (ctx == NULL) {
  4011. qeth_fill_buffer(queue, buffer, skb);
  4012. qeth_flush_buffers(queue, 0, index, 1);
  4013. } else {
  4014. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  4015. WARN_ON(buffers_needed != flush_cnt);
  4016. qeth_flush_buffers(queue, 0, index, flush_cnt);
  4017. }
  4018. return 0;
  4019. out:
  4020. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4021. return -EBUSY;
  4022. }
  4023. static int
  4024. qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  4025. struct sk_buff *skb, struct qeth_hdr *hdr,
  4026. int elements_needed, struct qeth_eddp_context *ctx)
  4027. {
  4028. struct qeth_qdio_out_buffer *buffer;
  4029. int start_index;
  4030. int flush_count = 0;
  4031. int do_pack = 0;
  4032. int tmp;
  4033. int rc = 0;
  4034. QETH_DBF_TEXT(trace, 6, "dosndpkt");
  4035. /* spin until we get the queue ... */
  4036. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  4037. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  4038. start_index = queue->next_buf_to_fill;
  4039. buffer = &queue->bufs[queue->next_buf_to_fill];
  4040. /*
  4041. * check if buffer is empty to make sure that we do not 'overtake'
  4042. * ourselves and try to fill a buffer that is already primed
  4043. */
  4044. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  4045. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4046. return -EBUSY;
  4047. }
  4048. /* check if we need to switch packing state of this queue */
  4049. qeth_switch_to_packing_if_needed(queue);
  4050. if (queue->do_pack){
  4051. do_pack = 1;
  4052. if (ctx == NULL) {
  4053. /* does packet fit in current buffer? */
  4054. if((QETH_MAX_BUFFER_ELEMENTS(card) -
  4055. buffer->next_element_to_fill) < elements_needed){
  4056. /* ... no -> set state PRIMED */
  4057. atomic_set(&buffer->state,QETH_QDIO_BUF_PRIMED);
  4058. flush_count++;
  4059. queue->next_buf_to_fill =
  4060. (queue->next_buf_to_fill + 1) %
  4061. QDIO_MAX_BUFFERS_PER_Q;
  4062. buffer = &queue->bufs[queue->next_buf_to_fill];
  4063. /* we did a step forward, so check buffer state
  4064. * again */
  4065. if (atomic_read(&buffer->state) !=
  4066. QETH_QDIO_BUF_EMPTY){
  4067. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4068. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  4069. return -EBUSY;
  4070. }
  4071. }
  4072. } else {
  4073. /* check if we have enough elements (including following
  4074. * free buffers) to handle eddp context */
  4075. if (qeth_eddp_check_buffers_for_context(queue,ctx) < 0){
  4076. printk("eddp tx_dropped 1\n");
  4077. rc = -EBUSY;
  4078. goto out;
  4079. }
  4080. }
  4081. }
  4082. if (ctx == NULL)
  4083. tmp = qeth_fill_buffer(queue, buffer, skb);
  4084. else {
  4085. tmp = qeth_eddp_fill_buffer(queue,ctx,queue->next_buf_to_fill);
  4086. if (tmp < 0) {
  4087. printk("eddp tx_dropped 2\n");
  4088. rc = - EBUSY;
  4089. goto out;
  4090. }
  4091. }
  4092. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  4093. QDIO_MAX_BUFFERS_PER_Q;
  4094. flush_count += tmp;
  4095. out:
  4096. if (flush_count)
  4097. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4098. else if (!atomic_read(&queue->set_pci_flags_count))
  4099. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  4100. /*
  4101. * queue->state will go from LOCKED -> UNLOCKED or from
  4102. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  4103. * (switch packing state or flush buffer to get another pci flag out).
  4104. * In that case we will enter this loop
  4105. */
  4106. while (atomic_dec_return(&queue->state)){
  4107. flush_count = 0;
  4108. start_index = queue->next_buf_to_fill;
  4109. /* check if we can go back to non-packing state */
  4110. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  4111. /*
  4112. * check if we need to flush a packing buffer to get a pci
  4113. * flag out on the queue
  4114. */
  4115. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  4116. flush_count += qeth_flush_buffers_on_no_pci(queue);
  4117. if (flush_count)
  4118. qeth_flush_buffers(queue, 0, start_index, flush_count);
  4119. }
  4120. /* at this point the queue is UNLOCKED again */
  4121. if (queue->card->options.performance_stats && do_pack)
  4122. queue->card->perf_stats.bufs_sent_pack += flush_count;
  4123. return rc;
  4124. }
  4125. static int
  4126. qeth_get_elements_no(struct qeth_card *card, void *hdr,
  4127. struct sk_buff *skb, int elems)
  4128. {
  4129. int elements_needed = 0;
  4130. if (skb_shinfo(skb)->nr_frags > 0)
  4131. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  4132. if (elements_needed == 0)
  4133. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  4134. + skb->len) >> PAGE_SHIFT);
  4135. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)){
  4136. PRINT_ERR("Invalid size of IP packet "
  4137. "(Number=%d / Length=%d). Discarded.\n",
  4138. (elements_needed+elems), skb->len);
  4139. return 0;
  4140. }
  4141. return elements_needed;
  4142. }
  4143. static void qeth_tx_csum(struct sk_buff *skb)
  4144. {
  4145. int tlen;
  4146. if (skb->protocol == htons(ETH_P_IP)) {
  4147. tlen = ntohs(ip_hdr(skb)->tot_len) - (ip_hdr(skb)->ihl << 2);
  4148. switch (ip_hdr(skb)->protocol) {
  4149. case IPPROTO_TCP:
  4150. tcp_hdr(skb)->check = 0;
  4151. tcp_hdr(skb)->check = csum_tcpudp_magic(
  4152. ip_hdr(skb)->saddr, ip_hdr(skb)->daddr,
  4153. tlen, ip_hdr(skb)->protocol,
  4154. skb_checksum(skb, skb_transport_offset(skb),
  4155. tlen, 0));
  4156. break;
  4157. case IPPROTO_UDP:
  4158. udp_hdr(skb)->check = 0;
  4159. udp_hdr(skb)->check = csum_tcpudp_magic(
  4160. ip_hdr(skb)->saddr, ip_hdr(skb)->daddr,
  4161. tlen, ip_hdr(skb)->protocol,
  4162. skb_checksum(skb, skb_transport_offset(skb),
  4163. tlen, 0));
  4164. break;
  4165. }
  4166. } else if (skb->protocol == htons(ETH_P_IPV6)) {
  4167. switch (ipv6_hdr(skb)->nexthdr) {
  4168. case IPPROTO_TCP:
  4169. tcp_hdr(skb)->check = 0;
  4170. tcp_hdr(skb)->check = csum_ipv6_magic(
  4171. &ipv6_hdr(skb)->saddr, &ipv6_hdr(skb)->daddr,
  4172. ipv6_hdr(skb)->payload_len,
  4173. ipv6_hdr(skb)->nexthdr,
  4174. skb_checksum(skb, skb_transport_offset(skb),
  4175. ipv6_hdr(skb)->payload_len, 0));
  4176. break;
  4177. case IPPROTO_UDP:
  4178. udp_hdr(skb)->check = 0;
  4179. udp_hdr(skb)->check = csum_ipv6_magic(
  4180. &ipv6_hdr(skb)->saddr, &ipv6_hdr(skb)->daddr,
  4181. ipv6_hdr(skb)->payload_len,
  4182. ipv6_hdr(skb)->nexthdr,
  4183. skb_checksum(skb, skb_transport_offset(skb),
  4184. ipv6_hdr(skb)->payload_len, 0));
  4185. break;
  4186. }
  4187. }
  4188. }
  4189. static int
  4190. qeth_send_packet(struct qeth_card *card, struct sk_buff *skb)
  4191. {
  4192. int ipv = 0;
  4193. int cast_type;
  4194. struct qeth_qdio_out_q *queue;
  4195. struct qeth_hdr *hdr = NULL;
  4196. int elements_needed = 0;
  4197. enum qeth_large_send_types large_send = QETH_LARGE_SEND_NO;
  4198. struct qeth_eddp_context *ctx = NULL;
  4199. int tx_bytes = skb->len;
  4200. unsigned short nr_frags = skb_shinfo(skb)->nr_frags;
  4201. unsigned short tso_size = skb_shinfo(skb)->gso_size;
  4202. struct sk_buff *new_skb, *new_skb2;
  4203. int rc;
  4204. QETH_DBF_TEXT(trace, 6, "sendpkt");
  4205. new_skb = skb;
  4206. if ((card->info.type == QETH_CARD_TYPE_OSN) &&
  4207. (skb->protocol == htons(ETH_P_IPV6)))
  4208. return -EPERM;
  4209. cast_type = qeth_get_cast_type(card, skb);
  4210. if ((cast_type == RTN_BROADCAST) &&
  4211. (card->info.broadcast_capable == 0))
  4212. return -EPERM;
  4213. queue = card->qdio.out_qs
  4214. [qeth_get_priority_queue(card, skb, ipv, cast_type)];
  4215. if (!card->options.layer2) {
  4216. ipv = qeth_get_ip_version(skb);
  4217. if ((card->dev->header_ops == &qeth_fake_ops) && ipv) {
  4218. new_skb = qeth_pskb_unshare(skb, GFP_ATOMIC);
  4219. if (!new_skb)
  4220. return -ENOMEM;
  4221. if(card->dev->type == ARPHRD_IEEE802_TR){
  4222. skb_pull(new_skb, QETH_FAKE_LL_LEN_TR);
  4223. } else {
  4224. skb_pull(new_skb, QETH_FAKE_LL_LEN_ETH);
  4225. }
  4226. }
  4227. }
  4228. if (skb_is_gso(skb))
  4229. large_send = card->options.large_send;
  4230. /* check on OSN device*/
  4231. if (card->info.type == QETH_CARD_TYPE_OSN)
  4232. hdr = (struct qeth_hdr *)new_skb->data;
  4233. /*are we able to do TSO ? */
  4234. if ((large_send == QETH_LARGE_SEND_TSO) &&
  4235. (cast_type == RTN_UNSPEC)) {
  4236. rc = qeth_tso_prepare_packet(card, new_skb, ipv, cast_type);
  4237. if (rc) {
  4238. __qeth_free_new_skb(skb, new_skb);
  4239. return rc;
  4240. }
  4241. elements_needed++;
  4242. } else if (card->info.type != QETH_CARD_TYPE_OSN) {
  4243. new_skb2 = qeth_prepare_skb(card, new_skb, &hdr, ipv);
  4244. if (!new_skb2) {
  4245. __qeth_free_new_skb(skb, new_skb);
  4246. return -EINVAL;
  4247. }
  4248. if (new_skb != skb)
  4249. __qeth_free_new_skb(new_skb2, new_skb);
  4250. new_skb = new_skb2;
  4251. qeth_fill_header(card, hdr, new_skb, ipv, cast_type);
  4252. }
  4253. if (large_send == QETH_LARGE_SEND_EDDP) {
  4254. ctx = qeth_eddp_create_context(card, new_skb, hdr,
  4255. skb->sk->sk_protocol);
  4256. if (ctx == NULL) {
  4257. __qeth_free_new_skb(skb, new_skb);
  4258. PRINT_WARN("could not create eddp context\n");
  4259. return -EINVAL;
  4260. }
  4261. } else {
  4262. int elems = qeth_get_elements_no(card,(void*) hdr, new_skb,
  4263. elements_needed);
  4264. if (!elems) {
  4265. __qeth_free_new_skb(skb, new_skb);
  4266. return -EINVAL;
  4267. }
  4268. elements_needed += elems;
  4269. }
  4270. if ((large_send == QETH_LARGE_SEND_NO) &&
  4271. (skb->ip_summed == CHECKSUM_PARTIAL))
  4272. qeth_tx_csum(new_skb);
  4273. if (card->info.type != QETH_CARD_TYPE_IQD)
  4274. rc = qeth_do_send_packet(card, queue, new_skb, hdr,
  4275. elements_needed, ctx);
  4276. else {
  4277. if ((skb->protocol == htons(ETH_P_ARP)) &&
  4278. (card->dev->flags & IFF_NOARP)) {
  4279. __qeth_free_new_skb(skb, new_skb);
  4280. return -EPERM;
  4281. }
  4282. rc = qeth_do_send_packet_fast(card, queue, new_skb, hdr,
  4283. elements_needed, ctx);
  4284. }
  4285. if (!rc) {
  4286. card->stats.tx_packets++;
  4287. card->stats.tx_bytes += tx_bytes;
  4288. if (new_skb != skb)
  4289. dev_kfree_skb_any(skb);
  4290. if (card->options.performance_stats) {
  4291. if (tso_size &&
  4292. !(large_send == QETH_LARGE_SEND_NO)) {
  4293. card->perf_stats.large_send_bytes += tx_bytes;
  4294. card->perf_stats.large_send_cnt++;
  4295. }
  4296. if (nr_frags > 0) {
  4297. card->perf_stats.sg_skbs_sent++;
  4298. /* nr_frags + skb->data */
  4299. card->perf_stats.sg_frags_sent +=
  4300. nr_frags + 1;
  4301. }
  4302. }
  4303. } else {
  4304. card->stats.tx_dropped++;
  4305. __qeth_free_new_skb(skb, new_skb);
  4306. }
  4307. if (ctx != NULL) {
  4308. /* drop creator's reference */
  4309. qeth_eddp_put_context(ctx);
  4310. /* free skb; it's not referenced by a buffer */
  4311. if (!rc)
  4312. dev_kfree_skb_any(new_skb);
  4313. }
  4314. return rc;
  4315. }
  4316. static int
  4317. qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  4318. {
  4319. struct qeth_card *card = (struct qeth_card *) dev->priv;
  4320. int rc = 0;
  4321. switch(regnum){
  4322. case MII_BMCR: /* Basic mode control register */
  4323. rc = BMCR_FULLDPLX;
  4324. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH)&&
  4325. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  4326. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  4327. rc |= BMCR_SPEED100;
  4328. break;
  4329. case MII_BMSR: /* Basic mode status register */
  4330. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  4331. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  4332. BMSR_100BASE4;
  4333. break;
  4334. case MII_PHYSID1: /* PHYS ID 1 */
  4335. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  4336. dev->dev_addr[2];
  4337. rc = (rc >> 5) & 0xFFFF;
  4338. break;
  4339. case MII_PHYSID2: /* PHYS ID 2 */
  4340. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  4341. break;
  4342. case MII_ADVERTISE: /* Advertisement control reg */
  4343. rc = ADVERTISE_ALL;
  4344. break;
  4345. case MII_LPA: /* Link partner ability reg */
  4346. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  4347. LPA_100BASE4 | LPA_LPACK;
  4348. break;
  4349. case MII_EXPANSION: /* Expansion register */
  4350. break;
  4351. case MII_DCOUNTER: /* disconnect counter */
  4352. break;
  4353. case MII_FCSCOUNTER: /* false carrier counter */
  4354. break;
  4355. case MII_NWAYTEST: /* N-way auto-neg test register */
  4356. break;
  4357. case MII_RERRCOUNTER: /* rx error counter */
  4358. rc = card->stats.rx_errors;
  4359. break;
  4360. case MII_SREVISION: /* silicon revision */
  4361. break;
  4362. case MII_RESV1: /* reserved 1 */
  4363. break;
  4364. case MII_LBRERROR: /* loopback, rx, bypass error */
  4365. break;
  4366. case MII_PHYADDR: /* physical address */
  4367. break;
  4368. case MII_RESV2: /* reserved 2 */
  4369. break;
  4370. case MII_TPISTATUS: /* TPI status for 10mbps */
  4371. break;
  4372. case MII_NCONFIG: /* network interface config */
  4373. break;
  4374. default:
  4375. break;
  4376. }
  4377. return rc;
  4378. }
  4379. static const char *
  4380. qeth_arp_get_error_cause(int *rc)
  4381. {
  4382. switch (*rc) {
  4383. case QETH_IPA_ARP_RC_FAILED:
  4384. *rc = -EIO;
  4385. return "operation failed";
  4386. case QETH_IPA_ARP_RC_NOTSUPP:
  4387. *rc = -EOPNOTSUPP;
  4388. return "operation not supported";
  4389. case QETH_IPA_ARP_RC_OUT_OF_RANGE:
  4390. *rc = -EINVAL;
  4391. return "argument out of range";
  4392. case QETH_IPA_ARP_RC_Q_NOTSUPP:
  4393. *rc = -EOPNOTSUPP;
  4394. return "query operation not supported";
  4395. case QETH_IPA_ARP_RC_Q_NO_DATA:
  4396. *rc = -ENOENT;
  4397. return "no query data available";
  4398. default:
  4399. return "unknown error";
  4400. }
  4401. }
  4402. static int
  4403. qeth_send_simple_setassparms(struct qeth_card *, enum qeth_ipa_funcs,
  4404. __u16, long);
  4405. static int
  4406. qeth_arp_set_no_entries(struct qeth_card *card, int no_entries)
  4407. {
  4408. int tmp;
  4409. int rc;
  4410. QETH_DBF_TEXT(trace,3,"arpstnoe");
  4411. /*
  4412. * currently GuestLAN only supports the ARP assist function
  4413. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_SET_NO_ENTRIES;
  4414. * thus we say EOPNOTSUPP for this ARP function
  4415. */
  4416. if (card->info.guestlan)
  4417. return -EOPNOTSUPP;
  4418. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4419. PRINT_WARN("ARP processing not supported "
  4420. "on %s!\n", QETH_CARD_IFNAME(card));
  4421. return -EOPNOTSUPP;
  4422. }
  4423. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4424. IPA_CMD_ASS_ARP_SET_NO_ENTRIES,
  4425. no_entries);
  4426. if (rc) {
  4427. tmp = rc;
  4428. PRINT_WARN("Could not set number of ARP entries on %s: "
  4429. "%s (0x%x/%d)\n",
  4430. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4431. tmp, tmp);
  4432. }
  4433. return rc;
  4434. }
  4435. static void
  4436. qeth_copy_arp_entries_stripped(struct qeth_arp_query_info *qinfo,
  4437. struct qeth_arp_query_data *qdata,
  4438. int entry_size, int uentry_size)
  4439. {
  4440. char *entry_ptr;
  4441. char *uentry_ptr;
  4442. int i;
  4443. entry_ptr = (char *)&qdata->data;
  4444. uentry_ptr = (char *)(qinfo->udata + qinfo->udata_offset);
  4445. for (i = 0; i < qdata->no_entries; ++i){
  4446. /* strip off 32 bytes "media specific information" */
  4447. memcpy(uentry_ptr, (entry_ptr + 32), entry_size - 32);
  4448. entry_ptr += entry_size;
  4449. uentry_ptr += uentry_size;
  4450. }
  4451. }
  4452. static int
  4453. qeth_arp_query_cb(struct qeth_card *card, struct qeth_reply *reply,
  4454. unsigned long data)
  4455. {
  4456. struct qeth_ipa_cmd *cmd;
  4457. struct qeth_arp_query_data *qdata;
  4458. struct qeth_arp_query_info *qinfo;
  4459. int entry_size;
  4460. int uentry_size;
  4461. int i;
  4462. QETH_DBF_TEXT(trace,4,"arpquecb");
  4463. qinfo = (struct qeth_arp_query_info *) reply->param;
  4464. cmd = (struct qeth_ipa_cmd *) data;
  4465. if (cmd->hdr.return_code) {
  4466. QETH_DBF_TEXT_(trace,4,"qaer1%i", cmd->hdr.return_code);
  4467. return 0;
  4468. }
  4469. if (cmd->data.setassparms.hdr.return_code) {
  4470. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4471. QETH_DBF_TEXT_(trace,4,"qaer2%i", cmd->hdr.return_code);
  4472. return 0;
  4473. }
  4474. qdata = &cmd->data.setassparms.data.query_arp;
  4475. switch(qdata->reply_bits){
  4476. case 5:
  4477. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry5);
  4478. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4479. uentry_size = sizeof(struct qeth_arp_qi_entry5_short);
  4480. break;
  4481. case 7:
  4482. /* fall through to default */
  4483. default:
  4484. /* tr is the same as eth -> entry7 */
  4485. uentry_size = entry_size = sizeof(struct qeth_arp_qi_entry7);
  4486. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4487. uentry_size = sizeof(struct qeth_arp_qi_entry7_short);
  4488. break;
  4489. }
  4490. /* check if there is enough room in userspace */
  4491. if ((qinfo->udata_len - qinfo->udata_offset) <
  4492. qdata->no_entries * uentry_size){
  4493. QETH_DBF_TEXT_(trace, 4, "qaer3%i", -ENOMEM);
  4494. cmd->hdr.return_code = -ENOMEM;
  4495. PRINT_WARN("query ARP user space buffer is too small for "
  4496. "the returned number of ARP entries. "
  4497. "Aborting query!\n");
  4498. goto out_error;
  4499. }
  4500. QETH_DBF_TEXT_(trace, 4, "anore%i",
  4501. cmd->data.setassparms.hdr.number_of_replies);
  4502. QETH_DBF_TEXT_(trace, 4, "aseqn%i", cmd->data.setassparms.hdr.seq_no);
  4503. QETH_DBF_TEXT_(trace, 4, "anoen%i", qdata->no_entries);
  4504. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES) {
  4505. /* strip off "media specific information" */
  4506. qeth_copy_arp_entries_stripped(qinfo, qdata, entry_size,
  4507. uentry_size);
  4508. } else
  4509. /*copy entries to user buffer*/
  4510. memcpy(qinfo->udata + qinfo->udata_offset,
  4511. (char *)&qdata->data, qdata->no_entries*uentry_size);
  4512. qinfo->no_entries += qdata->no_entries;
  4513. qinfo->udata_offset += (qdata->no_entries*uentry_size);
  4514. /* check if all replies received ... */
  4515. if (cmd->data.setassparms.hdr.seq_no <
  4516. cmd->data.setassparms.hdr.number_of_replies)
  4517. return 1;
  4518. memcpy(qinfo->udata, &qinfo->no_entries, 4);
  4519. /* keep STRIP_ENTRIES flag so the user program can distinguish
  4520. * stripped entries from normal ones */
  4521. if (qinfo->mask_bits & QETH_QARP_STRIP_ENTRIES)
  4522. qdata->reply_bits |= QETH_QARP_STRIP_ENTRIES;
  4523. memcpy(qinfo->udata + QETH_QARP_MASK_OFFSET,&qdata->reply_bits,2);
  4524. return 0;
  4525. out_error:
  4526. i = 0;
  4527. memcpy(qinfo->udata, &i, 4);
  4528. return 0;
  4529. }
  4530. static int
  4531. qeth_send_ipa_arp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4532. int len, int (*reply_cb)(struct qeth_card *,
  4533. struct qeth_reply *,
  4534. unsigned long),
  4535. void *reply_param)
  4536. {
  4537. QETH_DBF_TEXT(trace,4,"sendarp");
  4538. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4539. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4540. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4541. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4542. reply_cb, reply_param);
  4543. }
  4544. static int
  4545. qeth_send_ipa_snmp_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  4546. int len, int (*reply_cb)(struct qeth_card *,
  4547. struct qeth_reply *,
  4548. unsigned long),
  4549. void *reply_param)
  4550. {
  4551. u16 s1, s2;
  4552. QETH_DBF_TEXT(trace,4,"sendsnmp");
  4553. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4554. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4555. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4556. /* adjust PDU length fields in IPA_PDU_HEADER */
  4557. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4558. s2 = (u32) len;
  4559. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4560. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4561. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4562. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4563. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4564. reply_cb, reply_param);
  4565. }
  4566. static struct qeth_cmd_buffer *
  4567. qeth_get_setassparms_cmd(struct qeth_card *, enum qeth_ipa_funcs,
  4568. __u16, __u16, enum qeth_prot_versions);
  4569. static int
  4570. qeth_arp_query(struct qeth_card *card, char __user *udata)
  4571. {
  4572. struct qeth_cmd_buffer *iob;
  4573. struct qeth_arp_query_info qinfo = {0, };
  4574. int tmp;
  4575. int rc;
  4576. QETH_DBF_TEXT(trace,3,"arpquery");
  4577. if (!qeth_is_supported(card,/*IPA_QUERY_ARP_ADDR_INFO*/
  4578. IPA_ARP_PROCESSING)) {
  4579. PRINT_WARN("ARP processing not supported "
  4580. "on %s!\n", QETH_CARD_IFNAME(card));
  4581. return -EOPNOTSUPP;
  4582. }
  4583. /* get size of userspace buffer and mask_bits -> 6 bytes */
  4584. if (copy_from_user(&qinfo, udata, 6))
  4585. return -EFAULT;
  4586. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL)))
  4587. return -ENOMEM;
  4588. qinfo.udata_offset = QETH_QARP_ENTRIES_OFFSET;
  4589. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4590. IPA_CMD_ASS_ARP_QUERY_INFO,
  4591. sizeof(int),QETH_PROT_IPV4);
  4592. rc = qeth_send_ipa_arp_cmd(card, iob,
  4593. QETH_SETASS_BASE_LEN+QETH_ARP_CMD_LEN,
  4594. qeth_arp_query_cb, (void *)&qinfo);
  4595. if (rc) {
  4596. tmp = rc;
  4597. PRINT_WARN("Error while querying ARP cache on %s: %s "
  4598. "(0x%x/%d)\n",
  4599. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4600. tmp, tmp);
  4601. if (copy_to_user(udata, qinfo.udata, 4))
  4602. rc = -EFAULT;
  4603. } else {
  4604. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  4605. rc = -EFAULT;
  4606. }
  4607. kfree(qinfo.udata);
  4608. return rc;
  4609. }
  4610. /**
  4611. * SNMP command callback
  4612. */
  4613. static int
  4614. qeth_snmp_command_cb(struct qeth_card *card, struct qeth_reply *reply,
  4615. unsigned long sdata)
  4616. {
  4617. struct qeth_ipa_cmd *cmd;
  4618. struct qeth_arp_query_info *qinfo;
  4619. struct qeth_snmp_cmd *snmp;
  4620. unsigned char *data;
  4621. __u16 data_len;
  4622. QETH_DBF_TEXT(trace,3,"snpcmdcb");
  4623. cmd = (struct qeth_ipa_cmd *) sdata;
  4624. data = (unsigned char *)((char *)cmd - reply->offset);
  4625. qinfo = (struct qeth_arp_query_info *) reply->param;
  4626. snmp = &cmd->data.setadapterparms.data.snmp;
  4627. if (cmd->hdr.return_code) {
  4628. QETH_DBF_TEXT_(trace,4,"scer1%i", cmd->hdr.return_code);
  4629. return 0;
  4630. }
  4631. if (cmd->data.setadapterparms.hdr.return_code) {
  4632. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  4633. QETH_DBF_TEXT_(trace,4,"scer2%i", cmd->hdr.return_code);
  4634. return 0;
  4635. }
  4636. data_len = *((__u16*)QETH_IPA_PDU_LEN_PDU1(data));
  4637. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4638. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4639. else
  4640. data_len -= (__u16)((char*)&snmp->request - (char *)cmd);
  4641. /* check if there is enough room in userspace */
  4642. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4643. QETH_DBF_TEXT_(trace, 4, "scer3%i", -ENOMEM);
  4644. cmd->hdr.return_code = -ENOMEM;
  4645. return 0;
  4646. }
  4647. QETH_DBF_TEXT_(trace, 4, "snore%i",
  4648. cmd->data.setadapterparms.hdr.used_total);
  4649. QETH_DBF_TEXT_(trace, 4, "sseqn%i", cmd->data.setadapterparms.hdr.seq_no);
  4650. /*copy entries to user buffer*/
  4651. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4652. memcpy(qinfo->udata + qinfo->udata_offset,
  4653. (char *)snmp,
  4654. data_len + offsetof(struct qeth_snmp_cmd,data));
  4655. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4656. } else {
  4657. memcpy(qinfo->udata + qinfo->udata_offset,
  4658. (char *)&snmp->request, data_len);
  4659. }
  4660. qinfo->udata_offset += data_len;
  4661. /* check if all replies received ... */
  4662. QETH_DBF_TEXT_(trace, 4, "srtot%i",
  4663. cmd->data.setadapterparms.hdr.used_total);
  4664. QETH_DBF_TEXT_(trace, 4, "srseq%i",
  4665. cmd->data.setadapterparms.hdr.seq_no);
  4666. if (cmd->data.setadapterparms.hdr.seq_no <
  4667. cmd->data.setadapterparms.hdr.used_total)
  4668. return 1;
  4669. return 0;
  4670. }
  4671. static struct qeth_cmd_buffer *
  4672. qeth_get_ipacmd_buffer(struct qeth_card *, enum qeth_ipa_cmds,
  4673. enum qeth_prot_versions );
  4674. static struct qeth_cmd_buffer *
  4675. qeth_get_adapter_cmd(struct qeth_card *card, __u32 command, __u32 cmdlen)
  4676. {
  4677. struct qeth_cmd_buffer *iob;
  4678. struct qeth_ipa_cmd *cmd;
  4679. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETADAPTERPARMS,
  4680. QETH_PROT_IPV4);
  4681. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4682. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  4683. cmd->data.setadapterparms.hdr.command_code = command;
  4684. cmd->data.setadapterparms.hdr.used_total = 1;
  4685. cmd->data.setadapterparms.hdr.seq_no = 1;
  4686. return iob;
  4687. }
  4688. /**
  4689. * function to send SNMP commands to OSA-E card
  4690. */
  4691. static int
  4692. qeth_snmp_command(struct qeth_card *card, char __user *udata)
  4693. {
  4694. struct qeth_cmd_buffer *iob;
  4695. struct qeth_ipa_cmd *cmd;
  4696. struct qeth_snmp_ureq *ureq;
  4697. int req_len;
  4698. struct qeth_arp_query_info qinfo = {0, };
  4699. int rc = 0;
  4700. QETH_DBF_TEXT(trace,3,"snmpcmd");
  4701. if (card->info.guestlan)
  4702. return -EOPNOTSUPP;
  4703. if ((!qeth_adp_supported(card,IPA_SETADP_SET_SNMP_CONTROL)) &&
  4704. (!card->options.layer2) ) {
  4705. PRINT_WARN("SNMP Query MIBS not supported "
  4706. "on %s!\n", QETH_CARD_IFNAME(card));
  4707. return -EOPNOTSUPP;
  4708. }
  4709. /* skip 4 bytes (data_len struct member) to get req_len */
  4710. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4711. return -EFAULT;
  4712. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  4713. if (!ureq) {
  4714. QETH_DBF_TEXT(trace, 2, "snmpnome");
  4715. return -ENOMEM;
  4716. }
  4717. if (copy_from_user(ureq, udata,
  4718. req_len+sizeof(struct qeth_snmp_ureq_hdr))){
  4719. kfree(ureq);
  4720. return -EFAULT;
  4721. }
  4722. qinfo.udata_len = ureq->hdr.data_len;
  4723. if (!(qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL))){
  4724. kfree(ureq);
  4725. return -ENOMEM;
  4726. }
  4727. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4728. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4729. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4730. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4731. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4732. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4733. qeth_snmp_command_cb, (void *)&qinfo);
  4734. if (rc)
  4735. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  4736. QETH_CARD_IFNAME(card), rc);
  4737. else {
  4738. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  4739. rc = -EFAULT;
  4740. }
  4741. kfree(ureq);
  4742. kfree(qinfo.udata);
  4743. return rc;
  4744. }
  4745. static int
  4746. qeth_default_setassparms_cb(struct qeth_card *, struct qeth_reply *,
  4747. unsigned long);
  4748. static int
  4749. qeth_default_setadapterparms_cb(struct qeth_card *card,
  4750. struct qeth_reply *reply,
  4751. unsigned long data);
  4752. static int
  4753. qeth_send_setassparms(struct qeth_card *, struct qeth_cmd_buffer *,
  4754. __u16, long,
  4755. int (*reply_cb)
  4756. (struct qeth_card *, struct qeth_reply *, unsigned long),
  4757. void *reply_param);
  4758. static int
  4759. qeth_arp_add_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4760. {
  4761. struct qeth_cmd_buffer *iob;
  4762. char buf[16];
  4763. int tmp;
  4764. int rc;
  4765. QETH_DBF_TEXT(trace,3,"arpadent");
  4766. /*
  4767. * currently GuestLAN only supports the ARP assist function
  4768. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_ADD_ENTRY;
  4769. * thus we say EOPNOTSUPP for this ARP function
  4770. */
  4771. if (card->info.guestlan)
  4772. return -EOPNOTSUPP;
  4773. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4774. PRINT_WARN("ARP processing not supported "
  4775. "on %s!\n", QETH_CARD_IFNAME(card));
  4776. return -EOPNOTSUPP;
  4777. }
  4778. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4779. IPA_CMD_ASS_ARP_ADD_ENTRY,
  4780. sizeof(struct qeth_arp_cache_entry),
  4781. QETH_PROT_IPV4);
  4782. rc = qeth_send_setassparms(card, iob,
  4783. sizeof(struct qeth_arp_cache_entry),
  4784. (unsigned long) entry,
  4785. qeth_default_setassparms_cb, NULL);
  4786. if (rc) {
  4787. tmp = rc;
  4788. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4789. PRINT_WARN("Could not add ARP entry for address %s on %s: "
  4790. "%s (0x%x/%d)\n",
  4791. buf, QETH_CARD_IFNAME(card),
  4792. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4793. }
  4794. return rc;
  4795. }
  4796. static int
  4797. qeth_arp_remove_entry(struct qeth_card *card, struct qeth_arp_cache_entry *entry)
  4798. {
  4799. struct qeth_cmd_buffer *iob;
  4800. char buf[16] = {0, };
  4801. int tmp;
  4802. int rc;
  4803. QETH_DBF_TEXT(trace,3,"arprment");
  4804. /*
  4805. * currently GuestLAN only supports the ARP assist function
  4806. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_REMOVE_ENTRY;
  4807. * thus we say EOPNOTSUPP for this ARP function
  4808. */
  4809. if (card->info.guestlan)
  4810. return -EOPNOTSUPP;
  4811. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4812. PRINT_WARN("ARP processing not supported "
  4813. "on %s!\n", QETH_CARD_IFNAME(card));
  4814. return -EOPNOTSUPP;
  4815. }
  4816. memcpy(buf, entry, 12);
  4817. iob = qeth_get_setassparms_cmd(card, IPA_ARP_PROCESSING,
  4818. IPA_CMD_ASS_ARP_REMOVE_ENTRY,
  4819. 12,
  4820. QETH_PROT_IPV4);
  4821. rc = qeth_send_setassparms(card, iob,
  4822. 12, (unsigned long)buf,
  4823. qeth_default_setassparms_cb, NULL);
  4824. if (rc) {
  4825. tmp = rc;
  4826. memset(buf, 0, 16);
  4827. qeth_ipaddr4_to_string((u8 *)entry->ipaddr, buf);
  4828. PRINT_WARN("Could not delete ARP entry for address %s on %s: "
  4829. "%s (0x%x/%d)\n",
  4830. buf, QETH_CARD_IFNAME(card),
  4831. qeth_arp_get_error_cause(&rc), tmp, tmp);
  4832. }
  4833. return rc;
  4834. }
  4835. static int
  4836. qeth_arp_flush_cache(struct qeth_card *card)
  4837. {
  4838. int rc;
  4839. int tmp;
  4840. QETH_DBF_TEXT(trace,3,"arpflush");
  4841. /*
  4842. * currently GuestLAN only supports the ARP assist function
  4843. * IPA_CMD_ASS_ARP_QUERY_INFO, but not IPA_CMD_ASS_ARP_FLUSH_CACHE;
  4844. * thus we say EOPNOTSUPP for this ARP function
  4845. */
  4846. if (card->info.guestlan || (card->info.type == QETH_CARD_TYPE_IQD))
  4847. return -EOPNOTSUPP;
  4848. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  4849. PRINT_WARN("ARP processing not supported "
  4850. "on %s!\n", QETH_CARD_IFNAME(card));
  4851. return -EOPNOTSUPP;
  4852. }
  4853. rc = qeth_send_simple_setassparms(card, IPA_ARP_PROCESSING,
  4854. IPA_CMD_ASS_ARP_FLUSH_CACHE, 0);
  4855. if (rc){
  4856. tmp = rc;
  4857. PRINT_WARN("Could not flush ARP cache on %s: %s (0x%x/%d)\n",
  4858. QETH_CARD_IFNAME(card), qeth_arp_get_error_cause(&rc),
  4859. tmp, tmp);
  4860. }
  4861. return rc;
  4862. }
  4863. static int
  4864. qeth_do_ioctl(struct net_device *dev, struct ifreq *rq, int cmd)
  4865. {
  4866. struct qeth_card *card = (struct qeth_card *)dev->priv;
  4867. struct qeth_arp_cache_entry arp_entry;
  4868. struct mii_ioctl_data *mii_data;
  4869. int rc = 0;
  4870. if (!card)
  4871. return -ENODEV;
  4872. if ((card->state != CARD_STATE_UP) &&
  4873. (card->state != CARD_STATE_SOFTSETUP))
  4874. return -ENODEV;
  4875. if (card->info.type == QETH_CARD_TYPE_OSN)
  4876. return -EPERM;
  4877. switch (cmd){
  4878. case SIOC_QETH_ARP_SET_NO_ENTRIES:
  4879. if ( !capable(CAP_NET_ADMIN) ||
  4880. (card->options.layer2) ) {
  4881. rc = -EPERM;
  4882. break;
  4883. }
  4884. rc = qeth_arp_set_no_entries(card, rq->ifr_ifru.ifru_ivalue);
  4885. break;
  4886. case SIOC_QETH_ARP_QUERY_INFO:
  4887. if ( !capable(CAP_NET_ADMIN) ||
  4888. (card->options.layer2) ) {
  4889. rc = -EPERM;
  4890. break;
  4891. }
  4892. rc = qeth_arp_query(card, rq->ifr_ifru.ifru_data);
  4893. break;
  4894. case SIOC_QETH_ARP_ADD_ENTRY:
  4895. if ( !capable(CAP_NET_ADMIN) ||
  4896. (card->options.layer2) ) {
  4897. rc = -EPERM;
  4898. break;
  4899. }
  4900. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4901. sizeof(struct qeth_arp_cache_entry)))
  4902. rc = -EFAULT;
  4903. else
  4904. rc = qeth_arp_add_entry(card, &arp_entry);
  4905. break;
  4906. case SIOC_QETH_ARP_REMOVE_ENTRY:
  4907. if ( !capable(CAP_NET_ADMIN) ||
  4908. (card->options.layer2) ) {
  4909. rc = -EPERM;
  4910. break;
  4911. }
  4912. if (copy_from_user(&arp_entry, rq->ifr_ifru.ifru_data,
  4913. sizeof(struct qeth_arp_cache_entry)))
  4914. rc = -EFAULT;
  4915. else
  4916. rc = qeth_arp_remove_entry(card, &arp_entry);
  4917. break;
  4918. case SIOC_QETH_ARP_FLUSH_CACHE:
  4919. if ( !capable(CAP_NET_ADMIN) ||
  4920. (card->options.layer2) ) {
  4921. rc = -EPERM;
  4922. break;
  4923. }
  4924. rc = qeth_arp_flush_cache(card);
  4925. break;
  4926. case SIOC_QETH_ADP_SET_SNMP_CONTROL:
  4927. rc = qeth_snmp_command(card, rq->ifr_ifru.ifru_data);
  4928. break;
  4929. case SIOC_QETH_GET_CARD_TYPE:
  4930. if ((card->info.type == QETH_CARD_TYPE_OSAE) &&
  4931. !card->info.guestlan)
  4932. return 1;
  4933. return 0;
  4934. break;
  4935. case SIOCGMIIPHY:
  4936. mii_data = if_mii(rq);
  4937. mii_data->phy_id = 0;
  4938. break;
  4939. case SIOCGMIIREG:
  4940. mii_data = if_mii(rq);
  4941. if (mii_data->phy_id != 0)
  4942. rc = -EINVAL;
  4943. else
  4944. mii_data->val_out = qeth_mdio_read(dev,mii_data->phy_id,
  4945. mii_data->reg_num);
  4946. break;
  4947. default:
  4948. rc = -EOPNOTSUPP;
  4949. }
  4950. if (rc)
  4951. QETH_DBF_TEXT_(trace, 2, "ioce%d", rc);
  4952. return rc;
  4953. }
  4954. static struct net_device_stats *
  4955. qeth_get_stats(struct net_device *dev)
  4956. {
  4957. struct qeth_card *card;
  4958. card = (struct qeth_card *) (dev->priv);
  4959. QETH_DBF_TEXT(trace,5,"getstat");
  4960. return &card->stats;
  4961. }
  4962. static int
  4963. qeth_change_mtu(struct net_device *dev, int new_mtu)
  4964. {
  4965. struct qeth_card *card;
  4966. char dbf_text[15];
  4967. card = (struct qeth_card *) (dev->priv);
  4968. QETH_DBF_TEXT(trace,4,"chgmtu");
  4969. sprintf(dbf_text, "%8x", new_mtu);
  4970. QETH_DBF_TEXT(trace,4,dbf_text);
  4971. if (new_mtu < 64)
  4972. return -EINVAL;
  4973. if (new_mtu > 65535)
  4974. return -EINVAL;
  4975. if ((!qeth_is_supported(card,IPA_IP_FRAGMENTATION)) &&
  4976. (!qeth_mtu_is_valid(card, new_mtu)))
  4977. return -EINVAL;
  4978. dev->mtu = new_mtu;
  4979. return 0;
  4980. }
  4981. #ifdef CONFIG_QETH_VLAN
  4982. static void
  4983. qeth_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
  4984. {
  4985. struct qeth_card *card;
  4986. unsigned long flags;
  4987. QETH_DBF_TEXT(trace,4,"vlanreg");
  4988. card = (struct qeth_card *) dev->priv;
  4989. spin_lock_irqsave(&card->vlanlock, flags);
  4990. card->vlangrp = grp;
  4991. spin_unlock_irqrestore(&card->vlanlock, flags);
  4992. }
  4993. static void
  4994. qeth_free_vlan_buffer(struct qeth_card *card, struct qeth_qdio_out_buffer *buf,
  4995. unsigned short vid)
  4996. {
  4997. int i;
  4998. struct sk_buff *skb;
  4999. struct sk_buff_head tmp_list;
  5000. skb_queue_head_init(&tmp_list);
  5001. lockdep_set_class(&tmp_list.lock, &qdio_out_skb_queue_key);
  5002. for(i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i){
  5003. while ((skb = skb_dequeue(&buf->skb_list))){
  5004. if (vlan_tx_tag_present(skb) &&
  5005. (vlan_tx_tag_get(skb) == vid)) {
  5006. atomic_dec(&skb->users);
  5007. dev_kfree_skb(skb);
  5008. } else
  5009. skb_queue_tail(&tmp_list, skb);
  5010. }
  5011. }
  5012. while ((skb = skb_dequeue(&tmp_list)))
  5013. skb_queue_tail(&buf->skb_list, skb);
  5014. }
  5015. static void
  5016. qeth_free_vlan_skbs(struct qeth_card *card, unsigned short vid)
  5017. {
  5018. int i, j;
  5019. QETH_DBF_TEXT(trace, 4, "frvlskbs");
  5020. for (i = 0; i < card->qdio.no_out_queues; ++i){
  5021. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  5022. qeth_free_vlan_buffer(card, &card->qdio.
  5023. out_qs[i]->bufs[j], vid);
  5024. }
  5025. }
  5026. static void
  5027. qeth_free_vlan_addresses4(struct qeth_card *card, unsigned short vid)
  5028. {
  5029. struct in_device *in_dev;
  5030. struct in_ifaddr *ifa;
  5031. struct qeth_ipaddr *addr;
  5032. QETH_DBF_TEXT(trace, 4, "frvaddr4");
  5033. rcu_read_lock();
  5034. in_dev = __in_dev_get_rcu(vlan_group_get_device(card->vlangrp, vid));
  5035. if (!in_dev)
  5036. goto out;
  5037. for (ifa = in_dev->ifa_list; ifa; ifa = ifa->ifa_next) {
  5038. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5039. if (addr){
  5040. addr->u.a4.addr = ifa->ifa_address;
  5041. addr->u.a4.mask = ifa->ifa_mask;
  5042. addr->type = QETH_IP_TYPE_NORMAL;
  5043. if (!qeth_delete_ip(card, addr))
  5044. kfree(addr);
  5045. }
  5046. }
  5047. out:
  5048. rcu_read_unlock();
  5049. }
  5050. static void
  5051. qeth_free_vlan_addresses6(struct qeth_card *card, unsigned short vid)
  5052. {
  5053. #ifdef CONFIG_QETH_IPV6
  5054. struct inet6_dev *in6_dev;
  5055. struct inet6_ifaddr *ifa;
  5056. struct qeth_ipaddr *addr;
  5057. QETH_DBF_TEXT(trace, 4, "frvaddr6");
  5058. in6_dev = in6_dev_get(vlan_group_get_device(card->vlangrp, vid));
  5059. if (!in6_dev)
  5060. return;
  5061. for (ifa = in6_dev->addr_list; ifa; ifa = ifa->lst_next){
  5062. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5063. if (addr){
  5064. memcpy(&addr->u.a6.addr, &ifa->addr,
  5065. sizeof(struct in6_addr));
  5066. addr->u.a6.pfxlen = ifa->prefix_len;
  5067. addr->type = QETH_IP_TYPE_NORMAL;
  5068. if (!qeth_delete_ip(card, addr))
  5069. kfree(addr);
  5070. }
  5071. }
  5072. in6_dev_put(in6_dev);
  5073. #endif /* CONFIG_QETH_IPV6 */
  5074. }
  5075. static void
  5076. qeth_free_vlan_addresses(struct qeth_card *card, unsigned short vid)
  5077. {
  5078. if (card->options.layer2 || !card->vlangrp)
  5079. return;
  5080. qeth_free_vlan_addresses4(card, vid);
  5081. qeth_free_vlan_addresses6(card, vid);
  5082. }
  5083. static int
  5084. qeth_layer2_send_setdelvlan_cb(struct qeth_card *card,
  5085. struct qeth_reply *reply,
  5086. unsigned long data)
  5087. {
  5088. struct qeth_ipa_cmd *cmd;
  5089. QETH_DBF_TEXT(trace, 2, "L2sdvcb");
  5090. cmd = (struct qeth_ipa_cmd *) data;
  5091. if (cmd->hdr.return_code) {
  5092. PRINT_ERR("Error in processing VLAN %i on %s: 0x%x. "
  5093. "Continuing\n",cmd->data.setdelvlan.vlan_id,
  5094. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5095. QETH_DBF_TEXT_(trace, 2, "L2VL%4x", cmd->hdr.command);
  5096. QETH_DBF_TEXT_(trace, 2, "L2%s", CARD_BUS_ID(card));
  5097. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5098. }
  5099. return 0;
  5100. }
  5101. static int
  5102. qeth_layer2_send_setdelvlan(struct qeth_card *card, __u16 i,
  5103. enum qeth_ipa_cmds ipacmd)
  5104. {
  5105. struct qeth_ipa_cmd *cmd;
  5106. struct qeth_cmd_buffer *iob;
  5107. QETH_DBF_TEXT_(trace, 4, "L2sdv%x",ipacmd);
  5108. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5109. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5110. cmd->data.setdelvlan.vlan_id = i;
  5111. return qeth_send_ipa_cmd(card, iob,
  5112. qeth_layer2_send_setdelvlan_cb, NULL);
  5113. }
  5114. static void
  5115. qeth_layer2_process_vlans(struct qeth_card *card, int clear)
  5116. {
  5117. unsigned short i;
  5118. QETH_DBF_TEXT(trace, 3, "L2prcvln");
  5119. if (!card->vlangrp)
  5120. return;
  5121. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5122. if (vlan_group_get_device(card->vlangrp, i) == NULL)
  5123. continue;
  5124. if (clear)
  5125. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_DELVLAN);
  5126. else
  5127. qeth_layer2_send_setdelvlan(card, i, IPA_CMD_SETVLAN);
  5128. }
  5129. }
  5130. /*add_vid is layer 2 used only ....*/
  5131. static void
  5132. qeth_vlan_rx_add_vid(struct net_device *dev, unsigned short vid)
  5133. {
  5134. struct qeth_card *card;
  5135. QETH_DBF_TEXT_(trace, 4, "aid:%d", vid);
  5136. card = (struct qeth_card *) dev->priv;
  5137. if (!card->options.layer2)
  5138. return;
  5139. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_SETVLAN);
  5140. }
  5141. /*... kill_vid used for both modes*/
  5142. static void
  5143. qeth_vlan_rx_kill_vid(struct net_device *dev, unsigned short vid)
  5144. {
  5145. struct qeth_card *card;
  5146. unsigned long flags;
  5147. QETH_DBF_TEXT_(trace, 4, "kid:%d", vid);
  5148. card = (struct qeth_card *) dev->priv;
  5149. /* free all skbs for the vlan device */
  5150. qeth_free_vlan_skbs(card, vid);
  5151. spin_lock_irqsave(&card->vlanlock, flags);
  5152. /* unregister IP addresses of vlan device */
  5153. qeth_free_vlan_addresses(card, vid);
  5154. vlan_group_set_device(card->vlangrp, vid, NULL);
  5155. spin_unlock_irqrestore(&card->vlanlock, flags);
  5156. if (card->options.layer2)
  5157. qeth_layer2_send_setdelvlan(card, vid, IPA_CMD_DELVLAN);
  5158. qeth_set_multicast_list(card->dev);
  5159. }
  5160. #endif
  5161. /**
  5162. * Examine hardware response to SET_PROMISC_MODE
  5163. */
  5164. static int
  5165. qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  5166. struct qeth_reply *reply,
  5167. unsigned long data)
  5168. {
  5169. struct qeth_ipa_cmd *cmd;
  5170. struct qeth_ipacmd_setadpparms *setparms;
  5171. QETH_DBF_TEXT(trace,4,"prmadpcb");
  5172. cmd = (struct qeth_ipa_cmd *) data;
  5173. setparms = &(cmd->data.setadapterparms);
  5174. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  5175. if (cmd->hdr.return_code) {
  5176. QETH_DBF_TEXT_(trace,4,"prmrc%2.2x",cmd->hdr.return_code);
  5177. setparms->data.mode = SET_PROMISC_MODE_OFF;
  5178. }
  5179. card->info.promisc_mode = setparms->data.mode;
  5180. return 0;
  5181. }
  5182. /*
  5183. * Set promiscuous mode (on or off) (SET_PROMISC_MODE command)
  5184. */
  5185. static void
  5186. qeth_setadp_promisc_mode(struct qeth_card *card)
  5187. {
  5188. enum qeth_ipa_promisc_modes mode;
  5189. struct net_device *dev = card->dev;
  5190. struct qeth_cmd_buffer *iob;
  5191. struct qeth_ipa_cmd *cmd;
  5192. QETH_DBF_TEXT(trace, 4, "setprom");
  5193. if (((dev->flags & IFF_PROMISC) &&
  5194. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  5195. (!(dev->flags & IFF_PROMISC) &&
  5196. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  5197. return;
  5198. mode = SET_PROMISC_MODE_OFF;
  5199. if (dev->flags & IFF_PROMISC)
  5200. mode = SET_PROMISC_MODE_ON;
  5201. QETH_DBF_TEXT_(trace, 4, "mode:%x", mode);
  5202. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  5203. sizeof(struct qeth_ipacmd_setadpparms));
  5204. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  5205. cmd->data.setadapterparms.data.mode = mode;
  5206. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  5207. }
  5208. /**
  5209. * set multicast address on card
  5210. */
  5211. static void
  5212. qeth_set_multicast_list(struct net_device *dev)
  5213. {
  5214. struct qeth_card *card = (struct qeth_card *) dev->priv;
  5215. if (card->info.type == QETH_CARD_TYPE_OSN)
  5216. return ;
  5217. QETH_DBF_TEXT(trace, 3, "setmulti");
  5218. qeth_delete_mc_addresses(card);
  5219. if (card->options.layer2) {
  5220. qeth_layer2_add_multicast(card);
  5221. goto out;
  5222. }
  5223. qeth_add_multicast_ipv4(card);
  5224. #ifdef CONFIG_QETH_IPV6
  5225. qeth_add_multicast_ipv6(card);
  5226. #endif
  5227. out:
  5228. qeth_set_ip_addr_list(card);
  5229. if (!qeth_adp_supported(card, IPA_SETADP_SET_PROMISC_MODE))
  5230. return;
  5231. qeth_setadp_promisc_mode(card);
  5232. }
  5233. static int
  5234. qeth_neigh_setup(struct net_device *dev, struct neigh_parms *np)
  5235. {
  5236. return 0;
  5237. }
  5238. static void
  5239. qeth_get_mac_for_ipm(__u32 ipm, char *mac, struct net_device *dev)
  5240. {
  5241. if (dev->type == ARPHRD_IEEE802_TR)
  5242. ip_tr_mc_map(ipm, mac);
  5243. else
  5244. ip_eth_mc_map(ipm, mac);
  5245. }
  5246. static struct qeth_ipaddr *
  5247. qeth_get_addr_buffer(enum qeth_prot_versions prot)
  5248. {
  5249. struct qeth_ipaddr *addr;
  5250. addr = kzalloc(sizeof(struct qeth_ipaddr), GFP_ATOMIC);
  5251. if (addr == NULL) {
  5252. PRINT_WARN("Not enough memory to add address\n");
  5253. return NULL;
  5254. }
  5255. addr->type = QETH_IP_TYPE_NORMAL;
  5256. addr->proto = prot;
  5257. return addr;
  5258. }
  5259. int
  5260. qeth_osn_assist(struct net_device *dev,
  5261. void *data,
  5262. int data_len)
  5263. {
  5264. struct qeth_cmd_buffer *iob;
  5265. struct qeth_card *card;
  5266. int rc;
  5267. QETH_DBF_TEXT(trace, 2, "osnsdmc");
  5268. if (!dev)
  5269. return -ENODEV;
  5270. card = (struct qeth_card *)dev->priv;
  5271. if (!card)
  5272. return -ENODEV;
  5273. if ((card->state != CARD_STATE_UP) &&
  5274. (card->state != CARD_STATE_SOFTSETUP))
  5275. return -ENODEV;
  5276. iob = qeth_wait_for_buffer(&card->write);
  5277. memcpy(iob->data+IPA_PDU_HEADER_SIZE, data, data_len);
  5278. rc = qeth_osn_send_ipa_cmd(card, iob, data_len);
  5279. return rc;
  5280. }
  5281. static struct net_device *
  5282. qeth_netdev_by_devno(unsigned char *read_dev_no)
  5283. {
  5284. struct qeth_card *card;
  5285. struct net_device *ndev;
  5286. unsigned char *readno;
  5287. __u16 temp_dev_no, card_dev_no;
  5288. char *endp;
  5289. unsigned long flags;
  5290. ndev = NULL;
  5291. memcpy(&temp_dev_no, read_dev_no, 2);
  5292. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  5293. list_for_each_entry(card, &qeth_card_list.list, list) {
  5294. readno = CARD_RDEV_ID(card);
  5295. readno += (strlen(readno) - 4);
  5296. card_dev_no = simple_strtoul(readno, &endp, 16);
  5297. if (card_dev_no == temp_dev_no) {
  5298. ndev = card->dev;
  5299. break;
  5300. }
  5301. }
  5302. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  5303. return ndev;
  5304. }
  5305. int
  5306. qeth_osn_register(unsigned char *read_dev_no,
  5307. struct net_device **dev,
  5308. int (*assist_cb)(struct net_device *, void *),
  5309. int (*data_cb)(struct sk_buff *))
  5310. {
  5311. struct qeth_card * card;
  5312. QETH_DBF_TEXT(trace, 2, "osnreg");
  5313. *dev = qeth_netdev_by_devno(read_dev_no);
  5314. if (*dev == NULL)
  5315. return -ENODEV;
  5316. card = (struct qeth_card *)(*dev)->priv;
  5317. if (!card)
  5318. return -ENODEV;
  5319. if ((assist_cb == NULL) || (data_cb == NULL))
  5320. return -EINVAL;
  5321. card->osn_info.assist_cb = assist_cb;
  5322. card->osn_info.data_cb = data_cb;
  5323. return 0;
  5324. }
  5325. void
  5326. qeth_osn_deregister(struct net_device * dev)
  5327. {
  5328. struct qeth_card *card;
  5329. QETH_DBF_TEXT(trace, 2, "osndereg");
  5330. if (!dev)
  5331. return;
  5332. card = (struct qeth_card *)dev->priv;
  5333. if (!card)
  5334. return;
  5335. card->osn_info.assist_cb = NULL;
  5336. card->osn_info.data_cb = NULL;
  5337. return;
  5338. }
  5339. static void
  5340. qeth_delete_mc_addresses(struct qeth_card *card)
  5341. {
  5342. struct qeth_ipaddr *iptodo;
  5343. unsigned long flags;
  5344. QETH_DBF_TEXT(trace,4,"delmc");
  5345. iptodo = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5346. if (!iptodo) {
  5347. QETH_DBF_TEXT(trace, 2, "dmcnomem");
  5348. return;
  5349. }
  5350. iptodo->type = QETH_IP_TYPE_DEL_ALL_MC;
  5351. spin_lock_irqsave(&card->ip_lock, flags);
  5352. if (!__qeth_insert_ip_todo(card, iptodo, 0))
  5353. kfree(iptodo);
  5354. spin_unlock_irqrestore(&card->ip_lock, flags);
  5355. }
  5356. static void
  5357. qeth_add_mc(struct qeth_card *card, struct in_device *in4_dev)
  5358. {
  5359. struct qeth_ipaddr *ipm;
  5360. struct ip_mc_list *im4;
  5361. char buf[MAX_ADDR_LEN];
  5362. QETH_DBF_TEXT(trace,4,"addmc");
  5363. for (im4 = in4_dev->mc_list; im4; im4 = im4->next) {
  5364. qeth_get_mac_for_ipm(im4->multiaddr, buf, in4_dev->dev);
  5365. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5366. if (!ipm)
  5367. continue;
  5368. ipm->u.a4.addr = im4->multiaddr;
  5369. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5370. ipm->is_multicast = 1;
  5371. if (!qeth_add_ip(card,ipm))
  5372. kfree(ipm);
  5373. }
  5374. }
  5375. static inline void
  5376. qeth_add_vlan_mc(struct qeth_card *card)
  5377. {
  5378. #ifdef CONFIG_QETH_VLAN
  5379. struct in_device *in_dev;
  5380. struct vlan_group *vg;
  5381. int i;
  5382. QETH_DBF_TEXT(trace,4,"addmcvl");
  5383. if ( ((card->options.layer2 == 0) &&
  5384. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5385. (card->vlangrp == NULL) )
  5386. return ;
  5387. vg = card->vlangrp;
  5388. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5389. struct net_device *netdev = vlan_group_get_device(vg, i);
  5390. if (netdev == NULL ||
  5391. !(netdev->flags & IFF_UP))
  5392. continue;
  5393. in_dev = in_dev_get(netdev);
  5394. if (!in_dev)
  5395. continue;
  5396. read_lock(&in_dev->mc_list_lock);
  5397. qeth_add_mc(card,in_dev);
  5398. read_unlock(&in_dev->mc_list_lock);
  5399. in_dev_put(in_dev);
  5400. }
  5401. #endif
  5402. }
  5403. static void
  5404. qeth_add_multicast_ipv4(struct qeth_card *card)
  5405. {
  5406. struct in_device *in4_dev;
  5407. QETH_DBF_TEXT(trace,4,"chkmcv4");
  5408. in4_dev = in_dev_get(card->dev);
  5409. if (in4_dev == NULL)
  5410. return;
  5411. read_lock(&in4_dev->mc_list_lock);
  5412. qeth_add_mc(card, in4_dev);
  5413. qeth_add_vlan_mc(card);
  5414. read_unlock(&in4_dev->mc_list_lock);
  5415. in_dev_put(in4_dev);
  5416. }
  5417. static void
  5418. qeth_layer2_add_multicast(struct qeth_card *card)
  5419. {
  5420. struct qeth_ipaddr *ipm;
  5421. struct dev_mc_list *dm;
  5422. QETH_DBF_TEXT(trace,4,"L2addmc");
  5423. for (dm = card->dev->mc_list; dm; dm = dm->next) {
  5424. ipm = qeth_get_addr_buffer(QETH_PROT_IPV4);
  5425. if (!ipm)
  5426. continue;
  5427. memcpy(ipm->mac,dm->dmi_addr,MAX_ADDR_LEN);
  5428. ipm->is_multicast = 1;
  5429. if (!qeth_add_ip(card, ipm))
  5430. kfree(ipm);
  5431. }
  5432. }
  5433. #ifdef CONFIG_QETH_IPV6
  5434. static void
  5435. qeth_add_mc6(struct qeth_card *card, struct inet6_dev *in6_dev)
  5436. {
  5437. struct qeth_ipaddr *ipm;
  5438. struct ifmcaddr6 *im6;
  5439. char buf[MAX_ADDR_LEN];
  5440. QETH_DBF_TEXT(trace,4,"addmc6");
  5441. for (im6 = in6_dev->mc_list; im6 != NULL; im6 = im6->next) {
  5442. ndisc_mc_map(&im6->mca_addr, buf, in6_dev->dev, 0);
  5443. ipm = qeth_get_addr_buffer(QETH_PROT_IPV6);
  5444. if (!ipm)
  5445. continue;
  5446. ipm->is_multicast = 1;
  5447. memcpy(ipm->mac,buf,OSA_ADDR_LEN);
  5448. memcpy(&ipm->u.a6.addr,&im6->mca_addr.s6_addr,
  5449. sizeof(struct in6_addr));
  5450. if (!qeth_add_ip(card,ipm))
  5451. kfree(ipm);
  5452. }
  5453. }
  5454. static inline void
  5455. qeth_add_vlan_mc6(struct qeth_card *card)
  5456. {
  5457. #ifdef CONFIG_QETH_VLAN
  5458. struct inet6_dev *in_dev;
  5459. struct vlan_group *vg;
  5460. int i;
  5461. QETH_DBF_TEXT(trace,4,"admc6vl");
  5462. if ( ((card->options.layer2 == 0) &&
  5463. (!qeth_is_supported(card,IPA_FULL_VLAN))) ||
  5464. (card->vlangrp == NULL))
  5465. return ;
  5466. vg = card->vlangrp;
  5467. for (i = 0; i < VLAN_GROUP_ARRAY_LEN; i++) {
  5468. struct net_device *netdev = vlan_group_get_device(vg, i);
  5469. if (netdev == NULL ||
  5470. !(netdev->flags & IFF_UP))
  5471. continue;
  5472. in_dev = in6_dev_get(netdev);
  5473. if (!in_dev)
  5474. continue;
  5475. read_lock_bh(&in_dev->lock);
  5476. qeth_add_mc6(card,in_dev);
  5477. read_unlock_bh(&in_dev->lock);
  5478. in6_dev_put(in_dev);
  5479. }
  5480. #endif /* CONFIG_QETH_VLAN */
  5481. }
  5482. static void
  5483. qeth_add_multicast_ipv6(struct qeth_card *card)
  5484. {
  5485. struct inet6_dev *in6_dev;
  5486. QETH_DBF_TEXT(trace,4,"chkmcv6");
  5487. if (!qeth_is_supported(card, IPA_IPV6))
  5488. return ;
  5489. in6_dev = in6_dev_get(card->dev);
  5490. if (in6_dev == NULL)
  5491. return;
  5492. read_lock_bh(&in6_dev->lock);
  5493. qeth_add_mc6(card, in6_dev);
  5494. qeth_add_vlan_mc6(card);
  5495. read_unlock_bh(&in6_dev->lock);
  5496. in6_dev_put(in6_dev);
  5497. }
  5498. #endif /* CONFIG_QETH_IPV6 */
  5499. static int
  5500. qeth_layer2_send_setdelmac(struct qeth_card *card, __u8 *mac,
  5501. enum qeth_ipa_cmds ipacmd,
  5502. int (*reply_cb) (struct qeth_card *,
  5503. struct qeth_reply*,
  5504. unsigned long))
  5505. {
  5506. struct qeth_ipa_cmd *cmd;
  5507. struct qeth_cmd_buffer *iob;
  5508. QETH_DBF_TEXT(trace, 2, "L2sdmac");
  5509. iob = qeth_get_ipacmd_buffer(card, ipacmd, QETH_PROT_IPV4);
  5510. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5511. cmd->data.setdelmac.mac_length = OSA_ADDR_LEN;
  5512. memcpy(&cmd->data.setdelmac.mac, mac, OSA_ADDR_LEN);
  5513. return qeth_send_ipa_cmd(card, iob, reply_cb, NULL);
  5514. }
  5515. static int
  5516. qeth_layer2_send_setgroupmac_cb(struct qeth_card *card,
  5517. struct qeth_reply *reply,
  5518. unsigned long data)
  5519. {
  5520. struct qeth_ipa_cmd *cmd;
  5521. __u8 *mac;
  5522. QETH_DBF_TEXT(trace, 2, "L2Sgmacb");
  5523. cmd = (struct qeth_ipa_cmd *) data;
  5524. mac = &cmd->data.setdelmac.mac[0];
  5525. /* MAC already registered, needed in couple/uncouple case */
  5526. if (cmd->hdr.return_code == 0x2005) {
  5527. PRINT_WARN("Group MAC %02x:%02x:%02x:%02x:%02x:%02x " \
  5528. "already existing on %s \n",
  5529. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5530. QETH_CARD_IFNAME(card));
  5531. cmd->hdr.return_code = 0;
  5532. }
  5533. if (cmd->hdr.return_code)
  5534. PRINT_ERR("Could not set group MAC " \
  5535. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5536. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5537. QETH_CARD_IFNAME(card),cmd->hdr.return_code);
  5538. return 0;
  5539. }
  5540. static int
  5541. qeth_layer2_send_setgroupmac(struct qeth_card *card, __u8 *mac)
  5542. {
  5543. QETH_DBF_TEXT(trace, 2, "L2Sgmac");
  5544. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETGMAC,
  5545. qeth_layer2_send_setgroupmac_cb);
  5546. }
  5547. static int
  5548. qeth_layer2_send_delgroupmac_cb(struct qeth_card *card,
  5549. struct qeth_reply *reply,
  5550. unsigned long data)
  5551. {
  5552. struct qeth_ipa_cmd *cmd;
  5553. __u8 *mac;
  5554. QETH_DBF_TEXT(trace, 2, "L2Dgmacb");
  5555. cmd = (struct qeth_ipa_cmd *) data;
  5556. mac = &cmd->data.setdelmac.mac[0];
  5557. if (cmd->hdr.return_code)
  5558. PRINT_ERR("Could not delete group MAC " \
  5559. "%02x:%02x:%02x:%02x:%02x:%02x on %s: %x\n",
  5560. mac[0], mac[1], mac[2], mac[3], mac[4], mac[5],
  5561. QETH_CARD_IFNAME(card), cmd->hdr.return_code);
  5562. return 0;
  5563. }
  5564. static int
  5565. qeth_layer2_send_delgroupmac(struct qeth_card *card, __u8 *mac)
  5566. {
  5567. QETH_DBF_TEXT(trace, 2, "L2Dgmac");
  5568. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELGMAC,
  5569. qeth_layer2_send_delgroupmac_cb);
  5570. }
  5571. static int
  5572. qeth_layer2_send_setmac_cb(struct qeth_card *card,
  5573. struct qeth_reply *reply,
  5574. unsigned long data)
  5575. {
  5576. struct qeth_ipa_cmd *cmd;
  5577. QETH_DBF_TEXT(trace, 2, "L2Smaccb");
  5578. cmd = (struct qeth_ipa_cmd *) data;
  5579. if (cmd->hdr.return_code) {
  5580. QETH_DBF_TEXT_(trace, 2, "L2er%x", cmd->hdr.return_code);
  5581. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5582. cmd->hdr.return_code = -EIO;
  5583. } else {
  5584. card->info.mac_bits |= QETH_LAYER2_MAC_REGISTERED;
  5585. memcpy(card->dev->dev_addr,cmd->data.setdelmac.mac,
  5586. OSA_ADDR_LEN);
  5587. PRINT_INFO("MAC address %2.2x:%2.2x:%2.2x:%2.2x:%2.2x:%2.2x "
  5588. "successfully registered on device %s\n",
  5589. card->dev->dev_addr[0], card->dev->dev_addr[1],
  5590. card->dev->dev_addr[2], card->dev->dev_addr[3],
  5591. card->dev->dev_addr[4], card->dev->dev_addr[5],
  5592. card->dev->name);
  5593. }
  5594. return 0;
  5595. }
  5596. static int
  5597. qeth_layer2_send_setmac(struct qeth_card *card, __u8 *mac)
  5598. {
  5599. QETH_DBF_TEXT(trace, 2, "L2Setmac");
  5600. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_SETVMAC,
  5601. qeth_layer2_send_setmac_cb);
  5602. }
  5603. static int
  5604. qeth_layer2_send_delmac_cb(struct qeth_card *card,
  5605. struct qeth_reply *reply,
  5606. unsigned long data)
  5607. {
  5608. struct qeth_ipa_cmd *cmd;
  5609. QETH_DBF_TEXT(trace, 2, "L2Dmaccb");
  5610. cmd = (struct qeth_ipa_cmd *) data;
  5611. if (cmd->hdr.return_code) {
  5612. QETH_DBF_TEXT_(trace, 2, "err%d", cmd->hdr.return_code);
  5613. cmd->hdr.return_code = -EIO;
  5614. return 0;
  5615. }
  5616. card->info.mac_bits &= ~QETH_LAYER2_MAC_REGISTERED;
  5617. return 0;
  5618. }
  5619. static int
  5620. qeth_layer2_send_delmac(struct qeth_card *card, __u8 *mac)
  5621. {
  5622. QETH_DBF_TEXT(trace, 2, "L2Delmac");
  5623. if (!(card->info.mac_bits & QETH_LAYER2_MAC_REGISTERED))
  5624. return 0;
  5625. return qeth_layer2_send_setdelmac(card, mac, IPA_CMD_DELVMAC,
  5626. qeth_layer2_send_delmac_cb);
  5627. }
  5628. static int
  5629. qeth_layer2_set_mac_address(struct net_device *dev, void *p)
  5630. {
  5631. struct sockaddr *addr = p;
  5632. struct qeth_card *card;
  5633. int rc = 0;
  5634. QETH_DBF_TEXT(trace, 3, "setmac");
  5635. if (qeth_verify_dev(dev) != QETH_REAL_CARD) {
  5636. QETH_DBF_TEXT(trace, 3, "setmcINV");
  5637. return -EOPNOTSUPP;
  5638. }
  5639. card = (struct qeth_card *) dev->priv;
  5640. if (!card->options.layer2) {
  5641. PRINT_WARN("Setting MAC address on %s is not supported "
  5642. "in Layer 3 mode.\n", dev->name);
  5643. QETH_DBF_TEXT(trace, 3, "setmcLY3");
  5644. return -EOPNOTSUPP;
  5645. }
  5646. if (card->info.type == QETH_CARD_TYPE_OSN) {
  5647. PRINT_WARN("Setting MAC address on %s is not supported.\n",
  5648. dev->name);
  5649. QETH_DBF_TEXT(trace, 3, "setmcOSN");
  5650. return -EOPNOTSUPP;
  5651. }
  5652. QETH_DBF_TEXT_(trace, 3, "%s", CARD_BUS_ID(card));
  5653. QETH_DBF_HEX(trace, 3, addr->sa_data, OSA_ADDR_LEN);
  5654. rc = qeth_layer2_send_delmac(card, &card->dev->dev_addr[0]);
  5655. if (!rc)
  5656. rc = qeth_layer2_send_setmac(card, addr->sa_data);
  5657. return rc;
  5658. }
  5659. static void
  5660. qeth_fill_ipacmd_header(struct qeth_card *card, struct qeth_ipa_cmd *cmd,
  5661. __u8 command, enum qeth_prot_versions prot)
  5662. {
  5663. memset(cmd, 0, sizeof (struct qeth_ipa_cmd));
  5664. cmd->hdr.command = command;
  5665. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  5666. cmd->hdr.seqno = card->seqno.ipa;
  5667. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  5668. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  5669. if (card->options.layer2)
  5670. cmd->hdr.prim_version_no = 2;
  5671. else
  5672. cmd->hdr.prim_version_no = 1;
  5673. cmd->hdr.param_count = 1;
  5674. cmd->hdr.prot_version = prot;
  5675. cmd->hdr.ipa_supported = 0;
  5676. cmd->hdr.ipa_enabled = 0;
  5677. }
  5678. static struct qeth_cmd_buffer *
  5679. qeth_get_ipacmd_buffer(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  5680. enum qeth_prot_versions prot)
  5681. {
  5682. struct qeth_cmd_buffer *iob;
  5683. struct qeth_ipa_cmd *cmd;
  5684. iob = qeth_wait_for_buffer(&card->write);
  5685. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5686. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  5687. return iob;
  5688. }
  5689. static int
  5690. qeth_send_setdelmc(struct qeth_card *card, struct qeth_ipaddr *addr, int ipacmd)
  5691. {
  5692. int rc;
  5693. struct qeth_cmd_buffer *iob;
  5694. struct qeth_ipa_cmd *cmd;
  5695. QETH_DBF_TEXT(trace,4,"setdelmc");
  5696. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5697. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5698. memcpy(&cmd->data.setdelipm.mac,addr->mac, OSA_ADDR_LEN);
  5699. if (addr->proto == QETH_PROT_IPV6)
  5700. memcpy(cmd->data.setdelipm.ip6, &addr->u.a6.addr,
  5701. sizeof(struct in6_addr));
  5702. else
  5703. memcpy(&cmd->data.setdelipm.ip4, &addr->u.a4.addr,4);
  5704. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5705. return rc;
  5706. }
  5707. static void
  5708. qeth_fill_netmask(u8 *netmask, unsigned int len)
  5709. {
  5710. int i,j;
  5711. for (i=0;i<16;i++) {
  5712. j=(len)-(i*8);
  5713. if (j >= 8)
  5714. netmask[i] = 0xff;
  5715. else if (j > 0)
  5716. netmask[i] = (u8)(0xFF00>>j);
  5717. else
  5718. netmask[i] = 0;
  5719. }
  5720. }
  5721. static int
  5722. qeth_send_setdelip(struct qeth_card *card, struct qeth_ipaddr *addr,
  5723. int ipacmd, unsigned int flags)
  5724. {
  5725. int rc;
  5726. struct qeth_cmd_buffer *iob;
  5727. struct qeth_ipa_cmd *cmd;
  5728. __u8 netmask[16];
  5729. QETH_DBF_TEXT(trace,4,"setdelip");
  5730. QETH_DBF_TEXT_(trace,4,"flags%02X", flags);
  5731. iob = qeth_get_ipacmd_buffer(card, ipacmd, addr->proto);
  5732. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  5733. if (addr->proto == QETH_PROT_IPV6) {
  5734. memcpy(cmd->data.setdelip6.ip_addr, &addr->u.a6.addr,
  5735. sizeof(struct in6_addr));
  5736. qeth_fill_netmask(netmask,addr->u.a6.pfxlen);
  5737. memcpy(cmd->data.setdelip6.mask, netmask,
  5738. sizeof(struct in6_addr));
  5739. cmd->data.setdelip6.flags = flags;
  5740. } else {
  5741. memcpy(cmd->data.setdelip4.ip_addr, &addr->u.a4.addr, 4);
  5742. memcpy(cmd->data.setdelip4.mask, &addr->u.a4.mask, 4);
  5743. cmd->data.setdelip4.flags = flags;
  5744. }
  5745. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  5746. return rc;
  5747. }
  5748. static int
  5749. qeth_layer2_register_addr_entry(struct qeth_card *card,
  5750. struct qeth_ipaddr *addr)
  5751. {
  5752. if (!addr->is_multicast)
  5753. return 0;
  5754. QETH_DBF_TEXT(trace, 2, "setgmac");
  5755. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5756. return qeth_layer2_send_setgroupmac(card, &addr->mac[0]);
  5757. }
  5758. static int
  5759. qeth_layer2_deregister_addr_entry(struct qeth_card *card,
  5760. struct qeth_ipaddr *addr)
  5761. {
  5762. if (!addr->is_multicast)
  5763. return 0;
  5764. QETH_DBF_TEXT(trace, 2, "delgmac");
  5765. QETH_DBF_HEX(trace,3,&addr->mac[0],OSA_ADDR_LEN);
  5766. return qeth_layer2_send_delgroupmac(card, &addr->mac[0]);
  5767. }
  5768. static int
  5769. qeth_layer3_register_addr_entry(struct qeth_card *card,
  5770. struct qeth_ipaddr *addr)
  5771. {
  5772. char buf[50];
  5773. int rc;
  5774. int cnt = 3;
  5775. if (addr->proto == QETH_PROT_IPV4) {
  5776. QETH_DBF_TEXT(trace, 2,"setaddr4");
  5777. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5778. } else if (addr->proto == QETH_PROT_IPV6) {
  5779. QETH_DBF_TEXT(trace, 2, "setaddr6");
  5780. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5781. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5782. } else {
  5783. QETH_DBF_TEXT(trace, 2, "setaddr?");
  5784. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5785. }
  5786. do {
  5787. if (addr->is_multicast)
  5788. rc = qeth_send_setdelmc(card, addr, IPA_CMD_SETIPM);
  5789. else
  5790. rc = qeth_send_setdelip(card, addr, IPA_CMD_SETIP,
  5791. addr->set_flags);
  5792. if (rc)
  5793. QETH_DBF_TEXT(trace, 2, "failed");
  5794. } while ((--cnt > 0) && rc);
  5795. if (rc){
  5796. QETH_DBF_TEXT(trace, 2, "FAILED");
  5797. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5798. PRINT_WARN("Could not register IP address %s (rc=0x%x/%d)\n",
  5799. buf, rc, rc);
  5800. }
  5801. return rc;
  5802. }
  5803. static int
  5804. qeth_layer3_deregister_addr_entry(struct qeth_card *card,
  5805. struct qeth_ipaddr *addr)
  5806. {
  5807. //char buf[50];
  5808. int rc;
  5809. if (addr->proto == QETH_PROT_IPV4) {
  5810. QETH_DBF_TEXT(trace, 2,"deladdr4");
  5811. QETH_DBF_HEX(trace, 3, &addr->u.a4.addr, sizeof(int));
  5812. } else if (addr->proto == QETH_PROT_IPV6) {
  5813. QETH_DBF_TEXT(trace, 2, "deladdr6");
  5814. QETH_DBF_HEX(trace,3,&addr->u.a6.addr,8);
  5815. QETH_DBF_HEX(trace,3,((char *)&addr->u.a6.addr)+8,8);
  5816. } else {
  5817. QETH_DBF_TEXT(trace, 2, "deladdr?");
  5818. QETH_DBF_HEX(trace, 3, addr, sizeof(struct qeth_ipaddr));
  5819. }
  5820. if (addr->is_multicast)
  5821. rc = qeth_send_setdelmc(card, addr, IPA_CMD_DELIPM);
  5822. else
  5823. rc = qeth_send_setdelip(card, addr, IPA_CMD_DELIP,
  5824. addr->del_flags);
  5825. if (rc) {
  5826. QETH_DBF_TEXT(trace, 2, "failed");
  5827. /* TODO: re-activate this warning as soon as we have a
  5828. * clean mirco code
  5829. qeth_ipaddr_to_string(addr->proto, (u8 *)&addr->u, buf);
  5830. PRINT_WARN("Could not deregister IP address %s (rc=%x)\n",
  5831. buf, rc);
  5832. */
  5833. }
  5834. return rc;
  5835. }
  5836. static int
  5837. qeth_register_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5838. {
  5839. if (card->options.layer2)
  5840. return qeth_layer2_register_addr_entry(card, addr);
  5841. return qeth_layer3_register_addr_entry(card, addr);
  5842. }
  5843. static int
  5844. qeth_deregister_addr_entry(struct qeth_card *card, struct qeth_ipaddr *addr)
  5845. {
  5846. if (card->options.layer2)
  5847. return qeth_layer2_deregister_addr_entry(card, addr);
  5848. return qeth_layer3_deregister_addr_entry(card, addr);
  5849. }
  5850. static u32
  5851. qeth_ethtool_get_tx_csum(struct net_device *dev)
  5852. {
  5853. return (dev->features & NETIF_F_HW_CSUM) != 0;
  5854. }
  5855. static int
  5856. qeth_ethtool_set_tx_csum(struct net_device *dev, u32 data)
  5857. {
  5858. if (data)
  5859. dev->features |= NETIF_F_HW_CSUM;
  5860. else
  5861. dev->features &= ~NETIF_F_HW_CSUM;
  5862. return 0;
  5863. }
  5864. static u32
  5865. qeth_ethtool_get_rx_csum(struct net_device *dev)
  5866. {
  5867. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5868. return (card->options.checksum_type == HW_CHECKSUMMING);
  5869. }
  5870. static int
  5871. qeth_ethtool_set_rx_csum(struct net_device *dev, u32 data)
  5872. {
  5873. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5874. if ((card->state != CARD_STATE_DOWN) &&
  5875. (card->state != CARD_STATE_RECOVER))
  5876. return -EPERM;
  5877. if (data)
  5878. card->options.checksum_type = HW_CHECKSUMMING;
  5879. else
  5880. card->options.checksum_type = SW_CHECKSUMMING;
  5881. return 0;
  5882. }
  5883. static u32
  5884. qeth_ethtool_get_sg(struct net_device *dev)
  5885. {
  5886. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5887. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5888. (dev->features & NETIF_F_SG));
  5889. }
  5890. static int
  5891. qeth_ethtool_set_sg(struct net_device *dev, u32 data)
  5892. {
  5893. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5894. if (data) {
  5895. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5896. dev->features |= NETIF_F_SG;
  5897. else {
  5898. dev->features &= ~NETIF_F_SG;
  5899. return -EINVAL;
  5900. }
  5901. } else
  5902. dev->features &= ~NETIF_F_SG;
  5903. return 0;
  5904. }
  5905. static u32
  5906. qeth_ethtool_get_tso(struct net_device *dev)
  5907. {
  5908. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5909. return ((card->options.large_send != QETH_LARGE_SEND_NO) &&
  5910. (dev->features & NETIF_F_TSO));
  5911. }
  5912. static int
  5913. qeth_ethtool_set_tso(struct net_device *dev, u32 data)
  5914. {
  5915. struct qeth_card *card = (struct qeth_card *)dev->priv;
  5916. if (data) {
  5917. if (card->options.large_send != QETH_LARGE_SEND_NO)
  5918. dev->features |= NETIF_F_TSO;
  5919. else {
  5920. dev->features &= ~NETIF_F_TSO;
  5921. return -EINVAL;
  5922. }
  5923. } else
  5924. dev->features &= ~NETIF_F_TSO;
  5925. return 0;
  5926. }
  5927. static struct ethtool_ops qeth_ethtool_ops = {
  5928. .get_tx_csum = qeth_ethtool_get_tx_csum,
  5929. .set_tx_csum = qeth_ethtool_set_tx_csum,
  5930. .get_rx_csum = qeth_ethtool_get_rx_csum,
  5931. .set_rx_csum = qeth_ethtool_set_rx_csum,
  5932. .get_sg = qeth_ethtool_get_sg,
  5933. .set_sg = qeth_ethtool_set_sg,
  5934. .get_tso = qeth_ethtool_get_tso,
  5935. .set_tso = qeth_ethtool_set_tso,
  5936. };
  5937. static int
  5938. qeth_hard_header_parse(const struct sk_buff *skb, unsigned char *haddr)
  5939. {
  5940. const struct qeth_card *card;
  5941. const struct ethhdr *eth;
  5942. if (dev->type != ARPHRD_IEEE802_TR)
  5943. return 0;
  5944. card = qeth_get_card_from_dev(skb->dev);
  5945. if (card->options.layer2)
  5946. goto haveheader;
  5947. #ifdef CONFIG_QETH_IPV6
  5948. /* cause of the manipulated arp constructor and the ARP
  5949. flag for OSAE devices we have some nasty exceptions */
  5950. if (card->info.type == QETH_CARD_TYPE_OSAE) {
  5951. if (!card->options.fake_ll) {
  5952. if ((skb->pkt_type==PACKET_OUTGOING) &&
  5953. (skb->protocol==ETH_P_IPV6))
  5954. goto haveheader;
  5955. else
  5956. return 0;
  5957. } else {
  5958. if ((skb->pkt_type==PACKET_OUTGOING) &&
  5959. (skb->protocol==ETH_P_IP))
  5960. return 0;
  5961. else
  5962. goto haveheader;
  5963. }
  5964. }
  5965. #endif
  5966. if (!card->options.fake_ll)
  5967. return 0;
  5968. haveheader:
  5969. eth = eth_hdr(skb);
  5970. memcpy(haddr, eth->h_source, ETH_ALEN);
  5971. return ETH_ALEN;
  5972. }
  5973. static const struct header_ops qeth_null_ops = {
  5974. .parse = qeth_hard_header_parse,
  5975. };
  5976. static int
  5977. qeth_netdev_init(struct net_device *dev)
  5978. {
  5979. struct qeth_card *card;
  5980. card = (struct qeth_card *) dev->priv;
  5981. QETH_DBF_TEXT(trace,3,"initdev");
  5982. dev->tx_timeout = &qeth_tx_timeout;
  5983. dev->watchdog_timeo = QETH_TX_TIMEOUT;
  5984. dev->open = qeth_open;
  5985. dev->stop = qeth_stop;
  5986. dev->hard_start_xmit = qeth_hard_start_xmit;
  5987. dev->do_ioctl = qeth_do_ioctl;
  5988. dev->get_stats = qeth_get_stats;
  5989. dev->change_mtu = qeth_change_mtu;
  5990. dev->neigh_setup = qeth_neigh_setup;
  5991. dev->set_multicast_list = qeth_set_multicast_list;
  5992. #ifdef CONFIG_QETH_VLAN
  5993. dev->vlan_rx_register = qeth_vlan_rx_register;
  5994. dev->vlan_rx_kill_vid = qeth_vlan_rx_kill_vid;
  5995. dev->vlan_rx_add_vid = qeth_vlan_rx_add_vid;
  5996. #endif
  5997. dev->header_ops = &qeth_null_ops;
  5998. #ifdef CONFIG_QETH_IPV6
  5999. /*IPv6 address autoconfiguration stuff*/
  6000. if (!(card->info.unique_id & UNIQUE_ID_NOT_BY_CARD))
  6001. card->dev->dev_id = card->info.unique_id & 0xffff;
  6002. #endif
  6003. if (card->options.fake_ll &&
  6004. (qeth_get_netdev_flags(card) & IFF_NOARP))
  6005. dev->header_ops = &qeth_fake_ops;
  6006. dev->set_mac_address = qeth_layer2_set_mac_address;
  6007. dev->flags |= qeth_get_netdev_flags(card);
  6008. if ((card->options.fake_broadcast) ||
  6009. (card->info.broadcast_capable))
  6010. dev->flags |= IFF_BROADCAST;
  6011. dev->hard_header_len =
  6012. qeth_get_hlen(card->info.link_type) + card->options.add_hhlen;
  6013. dev->addr_len = OSA_ADDR_LEN;
  6014. dev->mtu = card->info.initial_mtu;
  6015. if (card->info.type != QETH_CARD_TYPE_OSN)
  6016. SET_ETHTOOL_OPS(dev, &qeth_ethtool_ops);
  6017. return 0;
  6018. }
  6019. static void
  6020. qeth_init_func_level(struct qeth_card *card)
  6021. {
  6022. if (card->ipato.enabled) {
  6023. if (card->info.type == QETH_CARD_TYPE_IQD)
  6024. card->info.func_level =
  6025. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  6026. else
  6027. card->info.func_level =
  6028. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  6029. } else {
  6030. if (card->info.type == QETH_CARD_TYPE_IQD)
  6031. /*FIXME:why do we have same values for dis and ena for osae??? */
  6032. card->info.func_level =
  6033. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  6034. else
  6035. card->info.func_level =
  6036. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  6037. }
  6038. }
  6039. /**
  6040. * hardsetup card, initialize MPC and QDIO stuff
  6041. */
  6042. static int
  6043. qeth_hardsetup_card(struct qeth_card *card)
  6044. {
  6045. int retries = 3;
  6046. int rc;
  6047. QETH_DBF_TEXT(setup, 2, "hrdsetup");
  6048. atomic_set(&card->force_alloc_skb, 0);
  6049. retry:
  6050. if (retries < 3){
  6051. PRINT_WARN("Retrying to do IDX activates.\n");
  6052. ccw_device_set_offline(CARD_DDEV(card));
  6053. ccw_device_set_offline(CARD_WDEV(card));
  6054. ccw_device_set_offline(CARD_RDEV(card));
  6055. ccw_device_set_online(CARD_RDEV(card));
  6056. ccw_device_set_online(CARD_WDEV(card));
  6057. ccw_device_set_online(CARD_DDEV(card));
  6058. }
  6059. rc = qeth_qdio_clear_card(card,card->info.type!=QETH_CARD_TYPE_IQD);
  6060. if (rc == -ERESTARTSYS) {
  6061. QETH_DBF_TEXT(setup, 2, "break1");
  6062. return rc;
  6063. } else if (rc) {
  6064. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6065. if (--retries < 0)
  6066. goto out;
  6067. else
  6068. goto retry;
  6069. }
  6070. if ((rc = qeth_get_unitaddr(card))){
  6071. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6072. return rc;
  6073. }
  6074. qeth_init_tokens(card);
  6075. qeth_init_func_level(card);
  6076. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  6077. if (rc == -ERESTARTSYS) {
  6078. QETH_DBF_TEXT(setup, 2, "break2");
  6079. return rc;
  6080. } else if (rc) {
  6081. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6082. if (--retries < 0)
  6083. goto out;
  6084. else
  6085. goto retry;
  6086. }
  6087. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  6088. if (rc == -ERESTARTSYS) {
  6089. QETH_DBF_TEXT(setup, 2, "break3");
  6090. return rc;
  6091. } else if (rc) {
  6092. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6093. if (--retries < 0)
  6094. goto out;
  6095. else
  6096. goto retry;
  6097. }
  6098. if ((rc = qeth_mpc_initialize(card))){
  6099. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6100. goto out;
  6101. }
  6102. /*network device will be recovered*/
  6103. if (card->dev) {
  6104. card->dev->header_ops = card->orig_header_ops;
  6105. if (card->options.fake_ll &&
  6106. (qeth_get_netdev_flags(card) & IFF_NOARP))
  6107. card->dev->header_ops = &qeth_fake_ops;
  6108. return 0;
  6109. }
  6110. /* at first set_online allocate netdev */
  6111. card->dev = qeth_get_netdevice(card->info.type,
  6112. card->info.link_type);
  6113. if (!card->dev){
  6114. qeth_qdio_clear_card(card, card->info.type !=
  6115. QETH_CARD_TYPE_IQD);
  6116. rc = -ENODEV;
  6117. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  6118. goto out;
  6119. }
  6120. card->dev->priv = card;
  6121. card->orig_header_ops = card->dev->header_ops;
  6122. card->dev->type = qeth_get_arphdr_type(card->info.type,
  6123. card->info.link_type);
  6124. card->dev->init = qeth_netdev_init;
  6125. return 0;
  6126. out:
  6127. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  6128. return rc;
  6129. }
  6130. static int
  6131. qeth_default_setassparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  6132. unsigned long data)
  6133. {
  6134. struct qeth_ipa_cmd *cmd;
  6135. QETH_DBF_TEXT(trace,4,"defadpcb");
  6136. cmd = (struct qeth_ipa_cmd *) data;
  6137. if (cmd->hdr.return_code == 0){
  6138. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  6139. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  6140. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6141. #ifdef CONFIG_QETH_IPV6
  6142. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  6143. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6144. #endif
  6145. }
  6146. if (cmd->data.setassparms.hdr.assist_no == IPA_INBOUND_CHECKSUM &&
  6147. cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  6148. card->info.csum_mask = cmd->data.setassparms.data.flags_32bit;
  6149. QETH_DBF_TEXT_(trace, 3, "csum:%d", card->info.csum_mask);
  6150. }
  6151. return 0;
  6152. }
  6153. static int
  6154. qeth_default_setadapterparms_cb(struct qeth_card *card,
  6155. struct qeth_reply *reply,
  6156. unsigned long data)
  6157. {
  6158. struct qeth_ipa_cmd *cmd;
  6159. QETH_DBF_TEXT(trace,4,"defadpcb");
  6160. cmd = (struct qeth_ipa_cmd *) data;
  6161. if (cmd->hdr.return_code == 0)
  6162. cmd->hdr.return_code = cmd->data.setadapterparms.hdr.return_code;
  6163. return 0;
  6164. }
  6165. static int
  6166. qeth_query_setadapterparms_cb(struct qeth_card *card, struct qeth_reply *reply,
  6167. unsigned long data)
  6168. {
  6169. struct qeth_ipa_cmd *cmd;
  6170. QETH_DBF_TEXT(trace,3,"quyadpcb");
  6171. cmd = (struct qeth_ipa_cmd *) data;
  6172. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  6173. card->info.link_type =
  6174. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  6175. card->options.adp.supported_funcs =
  6176. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  6177. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  6178. }
  6179. static int
  6180. qeth_query_setadapterparms(struct qeth_card *card)
  6181. {
  6182. int rc;
  6183. struct qeth_cmd_buffer *iob;
  6184. QETH_DBF_TEXT(trace,3,"queryadp");
  6185. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  6186. sizeof(struct qeth_ipacmd_setadpparms));
  6187. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  6188. return rc;
  6189. }
  6190. static int
  6191. qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  6192. struct qeth_reply *reply,
  6193. unsigned long data)
  6194. {
  6195. struct qeth_ipa_cmd *cmd;
  6196. QETH_DBF_TEXT(trace,4,"chgmaccb");
  6197. cmd = (struct qeth_ipa_cmd *) data;
  6198. if (!card->options.layer2 ||
  6199. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  6200. memcpy(card->dev->dev_addr,
  6201. &cmd->data.setadapterparms.data.change_addr.addr,
  6202. OSA_ADDR_LEN);
  6203. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  6204. }
  6205. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  6206. return 0;
  6207. }
  6208. static int
  6209. qeth_setadpparms_change_macaddr(struct qeth_card *card)
  6210. {
  6211. int rc;
  6212. struct qeth_cmd_buffer *iob;
  6213. struct qeth_ipa_cmd *cmd;
  6214. QETH_DBF_TEXT(trace,4,"chgmac");
  6215. iob = qeth_get_adapter_cmd(card,IPA_SETADP_ALTER_MAC_ADDRESS,
  6216. sizeof(struct qeth_ipacmd_setadpparms));
  6217. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6218. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  6219. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  6220. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  6221. card->dev->dev_addr, OSA_ADDR_LEN);
  6222. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  6223. NULL);
  6224. return rc;
  6225. }
  6226. static int
  6227. qeth_send_setadp_mode(struct qeth_card *card, __u32 command, __u32 mode)
  6228. {
  6229. int rc;
  6230. struct qeth_cmd_buffer *iob;
  6231. struct qeth_ipa_cmd *cmd;
  6232. QETH_DBF_TEXT(trace,4,"adpmode");
  6233. iob = qeth_get_adapter_cmd(card, command,
  6234. sizeof(struct qeth_ipacmd_setadpparms));
  6235. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6236. cmd->data.setadapterparms.data.mode = mode;
  6237. rc = qeth_send_ipa_cmd(card, iob, qeth_default_setadapterparms_cb,
  6238. NULL);
  6239. return rc;
  6240. }
  6241. static int
  6242. qeth_setadapter_hstr(struct qeth_card *card)
  6243. {
  6244. int rc;
  6245. QETH_DBF_TEXT(trace,4,"adphstr");
  6246. if (qeth_adp_supported(card,IPA_SETADP_SET_BROADCAST_MODE)) {
  6247. rc = qeth_send_setadp_mode(card, IPA_SETADP_SET_BROADCAST_MODE,
  6248. card->options.broadcast_mode);
  6249. if (rc)
  6250. PRINT_WARN("couldn't set broadcast mode on "
  6251. "device %s: x%x\n",
  6252. CARD_BUS_ID(card), rc);
  6253. rc = qeth_send_setadp_mode(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  6254. card->options.macaddr_mode);
  6255. if (rc)
  6256. PRINT_WARN("couldn't set macaddr mode on "
  6257. "device %s: x%x\n", CARD_BUS_ID(card), rc);
  6258. return rc;
  6259. }
  6260. if (card->options.broadcast_mode == QETH_TR_BROADCAST_LOCAL)
  6261. PRINT_WARN("set adapter parameters not available "
  6262. "to set broadcast mode, using ALLRINGS "
  6263. "on device %s:\n", CARD_BUS_ID(card));
  6264. if (card->options.macaddr_mode == QETH_TR_MACADDR_CANONICAL)
  6265. PRINT_WARN("set adapter parameters not available "
  6266. "to set macaddr mode, using NONCANONICAL "
  6267. "on device %s:\n", CARD_BUS_ID(card));
  6268. return 0;
  6269. }
  6270. static int
  6271. qeth_setadapter_parms(struct qeth_card *card)
  6272. {
  6273. int rc;
  6274. QETH_DBF_TEXT(setup, 2, "setadprm");
  6275. if (!qeth_is_supported(card, IPA_SETADAPTERPARMS)){
  6276. PRINT_WARN("set adapter parameters not supported "
  6277. "on device %s.\n",
  6278. CARD_BUS_ID(card));
  6279. QETH_DBF_TEXT(setup, 2, " notsupp");
  6280. return 0;
  6281. }
  6282. rc = qeth_query_setadapterparms(card);
  6283. if (rc) {
  6284. PRINT_WARN("couldn't set adapter parameters on device %s: "
  6285. "x%x\n", CARD_BUS_ID(card), rc);
  6286. return rc;
  6287. }
  6288. if (qeth_adp_supported(card,IPA_SETADP_ALTER_MAC_ADDRESS)) {
  6289. rc = qeth_setadpparms_change_macaddr(card);
  6290. if (rc)
  6291. PRINT_WARN("couldn't get MAC address on "
  6292. "device %s: x%x\n",
  6293. CARD_BUS_ID(card), rc);
  6294. }
  6295. if ((card->info.link_type == QETH_LINK_TYPE_HSTR) ||
  6296. (card->info.link_type == QETH_LINK_TYPE_LANE_TR))
  6297. rc = qeth_setadapter_hstr(card);
  6298. return rc;
  6299. }
  6300. static int
  6301. qeth_layer2_initialize(struct qeth_card *card)
  6302. {
  6303. int rc = 0;
  6304. QETH_DBF_TEXT(setup, 2, "doL2init");
  6305. QETH_DBF_TEXT_(setup, 2, "doL2%s", CARD_BUS_ID(card));
  6306. rc = qeth_query_setadapterparms(card);
  6307. if (rc) {
  6308. PRINT_WARN("could not query adapter parameters on device %s: "
  6309. "x%x\n", CARD_BUS_ID(card), rc);
  6310. }
  6311. rc = qeth_setadpparms_change_macaddr(card);
  6312. if (rc) {
  6313. PRINT_WARN("couldn't get MAC address on "
  6314. "device %s: x%x\n",
  6315. CARD_BUS_ID(card), rc);
  6316. QETH_DBF_TEXT_(setup, 2,"1err%d",rc);
  6317. return rc;
  6318. }
  6319. QETH_DBF_HEX(setup,2, card->dev->dev_addr, OSA_ADDR_LEN);
  6320. rc = qeth_layer2_send_setmac(card, &card->dev->dev_addr[0]);
  6321. if (rc)
  6322. QETH_DBF_TEXT_(setup, 2,"2err%d",rc);
  6323. return 0;
  6324. }
  6325. static int
  6326. qeth_send_startstoplan(struct qeth_card *card, enum qeth_ipa_cmds ipacmd,
  6327. enum qeth_prot_versions prot)
  6328. {
  6329. int rc;
  6330. struct qeth_cmd_buffer *iob;
  6331. iob = qeth_get_ipacmd_buffer(card,ipacmd,prot);
  6332. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6333. return rc;
  6334. }
  6335. static int
  6336. qeth_send_startlan(struct qeth_card *card, enum qeth_prot_versions prot)
  6337. {
  6338. int rc;
  6339. QETH_DBF_TEXT_(setup, 2, "strtlan%i", prot);
  6340. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, prot);
  6341. return rc;
  6342. }
  6343. static int
  6344. qeth_send_stoplan(struct qeth_card *card)
  6345. {
  6346. int rc = 0;
  6347. /*
  6348. * TODO: according to the IPA format document page 14,
  6349. * TCP/IP (we!) never issue a STOPLAN
  6350. * is this right ?!?
  6351. */
  6352. QETH_DBF_TEXT(trace, 2, "stoplan");
  6353. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, QETH_PROT_IPV4);
  6354. return rc;
  6355. }
  6356. static int
  6357. qeth_query_ipassists_cb(struct qeth_card *card, struct qeth_reply *reply,
  6358. unsigned long data)
  6359. {
  6360. struct qeth_ipa_cmd *cmd;
  6361. QETH_DBF_TEXT(setup, 2, "qipasscb");
  6362. cmd = (struct qeth_ipa_cmd *) data;
  6363. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  6364. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  6365. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  6366. /* Disable IPV6 support hard coded for Hipersockets */
  6367. if(card->info.type == QETH_CARD_TYPE_IQD)
  6368. card->options.ipa4.supported_funcs &= ~IPA_IPV6;
  6369. } else {
  6370. #ifdef CONFIG_QETH_IPV6
  6371. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  6372. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  6373. #endif
  6374. }
  6375. QETH_DBF_TEXT(setup, 2, "suppenbl");
  6376. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_supported);
  6377. QETH_DBF_TEXT_(setup, 2, "%x",cmd->hdr.ipa_enabled);
  6378. return 0;
  6379. }
  6380. static int
  6381. qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  6382. {
  6383. int rc;
  6384. struct qeth_cmd_buffer *iob;
  6385. QETH_DBF_TEXT_(setup, 2, "qipassi%i", prot);
  6386. if (card->options.layer2) {
  6387. QETH_DBF_TEXT(setup, 2, "noprmly2");
  6388. return -EPERM;
  6389. }
  6390. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_QIPASSIST,prot);
  6391. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  6392. return rc;
  6393. }
  6394. static struct qeth_cmd_buffer *
  6395. qeth_get_setassparms_cmd(struct qeth_card *card, enum qeth_ipa_funcs ipa_func,
  6396. __u16 cmd_code, __u16 len,
  6397. enum qeth_prot_versions prot)
  6398. {
  6399. struct qeth_cmd_buffer *iob;
  6400. struct qeth_ipa_cmd *cmd;
  6401. QETH_DBF_TEXT(trace,4,"getasscm");
  6402. iob = qeth_get_ipacmd_buffer(card,IPA_CMD_SETASSPARMS,prot);
  6403. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6404. cmd->data.setassparms.hdr.assist_no = ipa_func;
  6405. cmd->data.setassparms.hdr.length = 8 + len;
  6406. cmd->data.setassparms.hdr.command_code = cmd_code;
  6407. cmd->data.setassparms.hdr.return_code = 0;
  6408. cmd->data.setassparms.hdr.seq_no = 0;
  6409. return iob;
  6410. }
  6411. static int
  6412. qeth_send_setassparms(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  6413. __u16 len, long data,
  6414. int (*reply_cb)
  6415. (struct qeth_card *,struct qeth_reply *,unsigned long),
  6416. void *reply_param)
  6417. {
  6418. int rc;
  6419. struct qeth_ipa_cmd *cmd;
  6420. QETH_DBF_TEXT(trace,4,"sendassp");
  6421. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6422. if (len <= sizeof(__u32))
  6423. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  6424. else /* (len > sizeof(__u32)) */
  6425. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  6426. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  6427. return rc;
  6428. }
  6429. #ifdef CONFIG_QETH_IPV6
  6430. static int
  6431. qeth_send_simple_setassparms_ipv6(struct qeth_card *card,
  6432. enum qeth_ipa_funcs ipa_func, __u16 cmd_code)
  6433. {
  6434. int rc;
  6435. struct qeth_cmd_buffer *iob;
  6436. QETH_DBF_TEXT(trace,4,"simassp6");
  6437. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6438. 0, QETH_PROT_IPV6);
  6439. rc = qeth_send_setassparms(card, iob, 0, 0,
  6440. qeth_default_setassparms_cb, NULL);
  6441. return rc;
  6442. }
  6443. #endif
  6444. static int
  6445. qeth_send_simple_setassparms(struct qeth_card *card,
  6446. enum qeth_ipa_funcs ipa_func,
  6447. __u16 cmd_code, long data)
  6448. {
  6449. int rc;
  6450. int length = 0;
  6451. struct qeth_cmd_buffer *iob;
  6452. QETH_DBF_TEXT(trace,4,"simassp4");
  6453. if (data)
  6454. length = sizeof(__u32);
  6455. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  6456. length, QETH_PROT_IPV4);
  6457. rc = qeth_send_setassparms(card, iob, length, data,
  6458. qeth_default_setassparms_cb, NULL);
  6459. return rc;
  6460. }
  6461. static int
  6462. qeth_start_ipa_arp_processing(struct qeth_card *card)
  6463. {
  6464. int rc;
  6465. QETH_DBF_TEXT(trace,3,"ipaarp");
  6466. if (!qeth_is_supported(card,IPA_ARP_PROCESSING)) {
  6467. PRINT_WARN("ARP processing not supported "
  6468. "on %s!\n", QETH_CARD_IFNAME(card));
  6469. return 0;
  6470. }
  6471. rc = qeth_send_simple_setassparms(card,IPA_ARP_PROCESSING,
  6472. IPA_CMD_ASS_START, 0);
  6473. if (rc) {
  6474. PRINT_WARN("Could not start ARP processing "
  6475. "assist on %s: 0x%x\n",
  6476. QETH_CARD_IFNAME(card), rc);
  6477. }
  6478. return rc;
  6479. }
  6480. static int
  6481. qeth_start_ipa_ip_fragmentation(struct qeth_card *card)
  6482. {
  6483. int rc;
  6484. QETH_DBF_TEXT(trace,3,"ipaipfrg");
  6485. if (!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) {
  6486. PRINT_INFO("Hardware IP fragmentation not supported on %s\n",
  6487. QETH_CARD_IFNAME(card));
  6488. return -EOPNOTSUPP;
  6489. }
  6490. rc = qeth_send_simple_setassparms(card, IPA_IP_FRAGMENTATION,
  6491. IPA_CMD_ASS_START, 0);
  6492. if (rc) {
  6493. PRINT_WARN("Could not start Hardware IP fragmentation "
  6494. "assist on %s: 0x%x\n",
  6495. QETH_CARD_IFNAME(card), rc);
  6496. } else
  6497. PRINT_INFO("Hardware IP fragmentation enabled \n");
  6498. return rc;
  6499. }
  6500. static int
  6501. qeth_start_ipa_source_mac(struct qeth_card *card)
  6502. {
  6503. int rc;
  6504. QETH_DBF_TEXT(trace,3,"stsrcmac");
  6505. if (!card->options.fake_ll)
  6506. return -EOPNOTSUPP;
  6507. if (!qeth_is_supported(card, IPA_SOURCE_MAC)) {
  6508. PRINT_INFO("Inbound source address not "
  6509. "supported on %s\n", QETH_CARD_IFNAME(card));
  6510. return -EOPNOTSUPP;
  6511. }
  6512. rc = qeth_send_simple_setassparms(card, IPA_SOURCE_MAC,
  6513. IPA_CMD_ASS_START, 0);
  6514. if (rc)
  6515. PRINT_WARN("Could not start inbound source "
  6516. "assist on %s: 0x%x\n",
  6517. QETH_CARD_IFNAME(card), rc);
  6518. return rc;
  6519. }
  6520. static int
  6521. qeth_start_ipa_vlan(struct qeth_card *card)
  6522. {
  6523. int rc = 0;
  6524. QETH_DBF_TEXT(trace,3,"strtvlan");
  6525. #ifdef CONFIG_QETH_VLAN
  6526. if (!qeth_is_supported(card, IPA_FULL_VLAN)) {
  6527. PRINT_WARN("VLAN not supported on %s\n", QETH_CARD_IFNAME(card));
  6528. return -EOPNOTSUPP;
  6529. }
  6530. rc = qeth_send_simple_setassparms(card, IPA_VLAN_PRIO,
  6531. IPA_CMD_ASS_START,0);
  6532. if (rc) {
  6533. PRINT_WARN("Could not start vlan "
  6534. "assist on %s: 0x%x\n",
  6535. QETH_CARD_IFNAME(card), rc);
  6536. } else {
  6537. PRINT_INFO("VLAN enabled \n");
  6538. card->dev->features |=
  6539. NETIF_F_HW_VLAN_FILTER |
  6540. NETIF_F_HW_VLAN_TX |
  6541. NETIF_F_HW_VLAN_RX;
  6542. }
  6543. #endif /* QETH_VLAN */
  6544. return rc;
  6545. }
  6546. static int
  6547. qeth_start_ipa_multicast(struct qeth_card *card)
  6548. {
  6549. int rc;
  6550. QETH_DBF_TEXT(trace,3,"stmcast");
  6551. if (!qeth_is_supported(card, IPA_MULTICASTING)) {
  6552. PRINT_WARN("Multicast not supported on %s\n",
  6553. QETH_CARD_IFNAME(card));
  6554. return -EOPNOTSUPP;
  6555. }
  6556. rc = qeth_send_simple_setassparms(card, IPA_MULTICASTING,
  6557. IPA_CMD_ASS_START,0);
  6558. if (rc) {
  6559. PRINT_WARN("Could not start multicast "
  6560. "assist on %s: rc=%i\n",
  6561. QETH_CARD_IFNAME(card), rc);
  6562. } else {
  6563. PRINT_INFO("Multicast enabled\n");
  6564. card->dev->flags |= IFF_MULTICAST;
  6565. }
  6566. return rc;
  6567. }
  6568. #ifdef CONFIG_QETH_IPV6
  6569. static int
  6570. qeth_softsetup_ipv6(struct qeth_card *card)
  6571. {
  6572. int rc;
  6573. QETH_DBF_TEXT(trace,3,"softipv6");
  6574. rc = qeth_send_startlan(card, QETH_PROT_IPV6);
  6575. if (rc) {
  6576. PRINT_ERR("IPv6 startlan failed on %s\n",
  6577. QETH_CARD_IFNAME(card));
  6578. return rc;
  6579. }
  6580. rc = qeth_query_ipassists(card,QETH_PROT_IPV6);
  6581. if (rc) {
  6582. PRINT_ERR("IPv6 query ipassist failed on %s\n",
  6583. QETH_CARD_IFNAME(card));
  6584. return rc;
  6585. }
  6586. rc = qeth_send_simple_setassparms(card, IPA_IPV6,
  6587. IPA_CMD_ASS_START, 3);
  6588. if (rc) {
  6589. PRINT_WARN("IPv6 start assist (version 4) failed "
  6590. "on %s: 0x%x\n",
  6591. QETH_CARD_IFNAME(card), rc);
  6592. return rc;
  6593. }
  6594. rc = qeth_send_simple_setassparms_ipv6(card, IPA_IPV6,
  6595. IPA_CMD_ASS_START);
  6596. if (rc) {
  6597. PRINT_WARN("IPV6 start assist (version 6) failed "
  6598. "on %s: 0x%x\n",
  6599. QETH_CARD_IFNAME(card), rc);
  6600. return rc;
  6601. }
  6602. rc = qeth_send_simple_setassparms_ipv6(card, IPA_PASSTHRU,
  6603. IPA_CMD_ASS_START);
  6604. if (rc) {
  6605. PRINT_WARN("Could not enable passthrough "
  6606. "on %s: 0x%x\n",
  6607. QETH_CARD_IFNAME(card), rc);
  6608. return rc;
  6609. }
  6610. PRINT_INFO("IPV6 enabled \n");
  6611. return 0;
  6612. }
  6613. #endif
  6614. static int
  6615. qeth_start_ipa_ipv6(struct qeth_card *card)
  6616. {
  6617. int rc = 0;
  6618. #ifdef CONFIG_QETH_IPV6
  6619. QETH_DBF_TEXT(trace,3,"strtipv6");
  6620. if (!qeth_is_supported(card, IPA_IPV6)) {
  6621. PRINT_WARN("IPv6 not supported on %s\n",
  6622. QETH_CARD_IFNAME(card));
  6623. return 0;
  6624. }
  6625. rc = qeth_softsetup_ipv6(card);
  6626. #endif
  6627. return rc ;
  6628. }
  6629. static int
  6630. qeth_start_ipa_broadcast(struct qeth_card *card)
  6631. {
  6632. int rc;
  6633. QETH_DBF_TEXT(trace,3,"stbrdcst");
  6634. card->info.broadcast_capable = 0;
  6635. if (!qeth_is_supported(card, IPA_FILTERING)) {
  6636. PRINT_WARN("Broadcast not supported on %s\n",
  6637. QETH_CARD_IFNAME(card));
  6638. rc = -EOPNOTSUPP;
  6639. goto out;
  6640. }
  6641. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6642. IPA_CMD_ASS_START, 0);
  6643. if (rc) {
  6644. PRINT_WARN("Could not enable broadcasting filtering "
  6645. "on %s: 0x%x\n",
  6646. QETH_CARD_IFNAME(card), rc);
  6647. goto out;
  6648. }
  6649. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6650. IPA_CMD_ASS_CONFIGURE, 1);
  6651. if (rc) {
  6652. PRINT_WARN("Could not set up broadcast filtering on %s: 0x%x\n",
  6653. QETH_CARD_IFNAME(card), rc);
  6654. goto out;
  6655. }
  6656. card->info.broadcast_capable = QETH_BROADCAST_WITH_ECHO;
  6657. PRINT_INFO("Broadcast enabled \n");
  6658. rc = qeth_send_simple_setassparms(card, IPA_FILTERING,
  6659. IPA_CMD_ASS_ENABLE, 1);
  6660. if (rc) {
  6661. PRINT_WARN("Could not set up broadcast echo filtering on "
  6662. "%s: 0x%x\n", QETH_CARD_IFNAME(card), rc);
  6663. goto out;
  6664. }
  6665. card->info.broadcast_capable = QETH_BROADCAST_WITHOUT_ECHO;
  6666. out:
  6667. if (card->info.broadcast_capable)
  6668. card->dev->flags |= IFF_BROADCAST;
  6669. else
  6670. card->dev->flags &= ~IFF_BROADCAST;
  6671. return rc;
  6672. }
  6673. static int
  6674. qeth_send_checksum_command(struct qeth_card *card)
  6675. {
  6676. int rc;
  6677. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6678. IPA_CMD_ASS_START, 0);
  6679. if (rc) {
  6680. PRINT_WARN("Starting Inbound HW Checksumming failed on %s: "
  6681. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6682. QETH_CARD_IFNAME(card), rc);
  6683. return rc;
  6684. }
  6685. rc = qeth_send_simple_setassparms(card, IPA_INBOUND_CHECKSUM,
  6686. IPA_CMD_ASS_ENABLE,
  6687. card->info.csum_mask);
  6688. if (rc) {
  6689. PRINT_WARN("Enabling Inbound HW Checksumming failed on %s: "
  6690. "0x%x,\ncontinuing using Inbound SW Checksumming\n",
  6691. QETH_CARD_IFNAME(card), rc);
  6692. return rc;
  6693. }
  6694. return 0;
  6695. }
  6696. static int
  6697. qeth_start_ipa_checksum(struct qeth_card *card)
  6698. {
  6699. int rc = 0;
  6700. QETH_DBF_TEXT(trace,3,"strtcsum");
  6701. if (card->options.checksum_type == NO_CHECKSUMMING) {
  6702. PRINT_WARN("Using no checksumming on %s.\n",
  6703. QETH_CARD_IFNAME(card));
  6704. return 0;
  6705. }
  6706. if (card->options.checksum_type == SW_CHECKSUMMING) {
  6707. PRINT_WARN("Using SW checksumming on %s.\n",
  6708. QETH_CARD_IFNAME(card));
  6709. return 0;
  6710. }
  6711. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM)) {
  6712. PRINT_WARN("Inbound HW Checksumming not "
  6713. "supported on %s,\ncontinuing "
  6714. "using Inbound SW Checksumming\n",
  6715. QETH_CARD_IFNAME(card));
  6716. card->options.checksum_type = SW_CHECKSUMMING;
  6717. return 0;
  6718. }
  6719. rc = qeth_send_checksum_command(card);
  6720. if (!rc) {
  6721. PRINT_INFO("HW Checksumming (inbound) enabled \n");
  6722. }
  6723. return rc;
  6724. }
  6725. static int
  6726. qeth_start_ipa_tso(struct qeth_card *card)
  6727. {
  6728. int rc;
  6729. QETH_DBF_TEXT(trace,3,"sttso");
  6730. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  6731. PRINT_WARN("Outbound TSO not supported on %s\n",
  6732. QETH_CARD_IFNAME(card));
  6733. rc = -EOPNOTSUPP;
  6734. } else {
  6735. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  6736. IPA_CMD_ASS_START,0);
  6737. if (rc)
  6738. PRINT_WARN("Could not start outbound TSO "
  6739. "assist on %s: rc=%i\n",
  6740. QETH_CARD_IFNAME(card), rc);
  6741. else
  6742. PRINT_INFO("Outbound TSO enabled\n");
  6743. }
  6744. if (rc && (card->options.large_send == QETH_LARGE_SEND_TSO)){
  6745. card->options.large_send = QETH_LARGE_SEND_NO;
  6746. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  6747. NETIF_F_HW_CSUM);
  6748. }
  6749. return rc;
  6750. }
  6751. static int
  6752. qeth_start_ipassists(struct qeth_card *card)
  6753. {
  6754. QETH_DBF_TEXT(trace,3,"strtipas");
  6755. qeth_start_ipa_arp_processing(card); /* go on*/
  6756. qeth_start_ipa_ip_fragmentation(card); /* go on*/
  6757. qeth_start_ipa_source_mac(card); /* go on*/
  6758. qeth_start_ipa_vlan(card); /* go on*/
  6759. qeth_start_ipa_multicast(card); /* go on*/
  6760. qeth_start_ipa_ipv6(card); /* go on*/
  6761. qeth_start_ipa_broadcast(card); /* go on*/
  6762. qeth_start_ipa_checksum(card); /* go on*/
  6763. qeth_start_ipa_tso(card); /* go on*/
  6764. return 0;
  6765. }
  6766. static int
  6767. qeth_send_setrouting(struct qeth_card *card, enum qeth_routing_types type,
  6768. enum qeth_prot_versions prot)
  6769. {
  6770. int rc;
  6771. struct qeth_ipa_cmd *cmd;
  6772. struct qeth_cmd_buffer *iob;
  6773. QETH_DBF_TEXT(trace,4,"setroutg");
  6774. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETRTG, prot);
  6775. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6776. cmd->data.setrtg.type = (type);
  6777. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6778. return rc;
  6779. }
  6780. static void
  6781. qeth_correct_routing_type(struct qeth_card *card, enum qeth_routing_types *type,
  6782. enum qeth_prot_versions prot)
  6783. {
  6784. if (card->info.type == QETH_CARD_TYPE_IQD) {
  6785. switch (*type) {
  6786. case NO_ROUTER:
  6787. case PRIMARY_CONNECTOR:
  6788. case SECONDARY_CONNECTOR:
  6789. case MULTICAST_ROUTER:
  6790. return;
  6791. default:
  6792. goto out_inval;
  6793. }
  6794. } else {
  6795. switch (*type) {
  6796. case NO_ROUTER:
  6797. case PRIMARY_ROUTER:
  6798. case SECONDARY_ROUTER:
  6799. return;
  6800. case MULTICAST_ROUTER:
  6801. if (qeth_is_ipafunc_supported(card, prot,
  6802. IPA_OSA_MC_ROUTER))
  6803. return;
  6804. default:
  6805. goto out_inval;
  6806. }
  6807. }
  6808. out_inval:
  6809. PRINT_WARN("Routing type '%s' not supported for interface %s.\n"
  6810. "Router status set to 'no router'.\n",
  6811. ((*type == PRIMARY_ROUTER)? "primary router" :
  6812. (*type == SECONDARY_ROUTER)? "secondary router" :
  6813. (*type == PRIMARY_CONNECTOR)? "primary connector" :
  6814. (*type == SECONDARY_CONNECTOR)? "secondary connector" :
  6815. (*type == MULTICAST_ROUTER)? "multicast router" :
  6816. "unknown"),
  6817. card->dev->name);
  6818. *type = NO_ROUTER;
  6819. }
  6820. int
  6821. qeth_setrouting_v4(struct qeth_card *card)
  6822. {
  6823. int rc;
  6824. QETH_DBF_TEXT(trace,3,"setrtg4");
  6825. qeth_correct_routing_type(card, &card->options.route4.type,
  6826. QETH_PROT_IPV4);
  6827. rc = qeth_send_setrouting(card, card->options.route4.type,
  6828. QETH_PROT_IPV4);
  6829. if (rc) {
  6830. card->options.route4.type = NO_ROUTER;
  6831. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6832. "Type set to 'no router'.\n",
  6833. rc, QETH_CARD_IFNAME(card));
  6834. }
  6835. return rc;
  6836. }
  6837. int
  6838. qeth_setrouting_v6(struct qeth_card *card)
  6839. {
  6840. int rc = 0;
  6841. QETH_DBF_TEXT(trace,3,"setrtg6");
  6842. #ifdef CONFIG_QETH_IPV6
  6843. if (!qeth_is_supported(card, IPA_IPV6))
  6844. return 0;
  6845. qeth_correct_routing_type(card, &card->options.route6.type,
  6846. QETH_PROT_IPV6);
  6847. rc = qeth_send_setrouting(card, card->options.route6.type,
  6848. QETH_PROT_IPV6);
  6849. if (rc) {
  6850. card->options.route6.type = NO_ROUTER;
  6851. PRINT_WARN("Error (0x%04x) while setting routing type on %s. "
  6852. "Type set to 'no router'.\n",
  6853. rc, QETH_CARD_IFNAME(card));
  6854. }
  6855. #endif
  6856. return rc;
  6857. }
  6858. int
  6859. qeth_set_large_send(struct qeth_card *card, enum qeth_large_send_types type)
  6860. {
  6861. int rc = 0;
  6862. if (card->dev == NULL) {
  6863. card->options.large_send = type;
  6864. return 0;
  6865. }
  6866. if (card->state == CARD_STATE_UP)
  6867. netif_tx_disable(card->dev);
  6868. card->options.large_send = type;
  6869. switch (card->options.large_send) {
  6870. case QETH_LARGE_SEND_EDDP:
  6871. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  6872. NETIF_F_HW_CSUM;
  6873. break;
  6874. case QETH_LARGE_SEND_TSO:
  6875. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)){
  6876. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  6877. NETIF_F_HW_CSUM;
  6878. } else {
  6879. PRINT_WARN("TSO not supported on %s. "
  6880. "large_send set to 'no'.\n",
  6881. card->dev->name);
  6882. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  6883. NETIF_F_HW_CSUM);
  6884. card->options.large_send = QETH_LARGE_SEND_NO;
  6885. rc = -EOPNOTSUPP;
  6886. }
  6887. break;
  6888. default: /* includes QETH_LARGE_SEND_NO */
  6889. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  6890. NETIF_F_HW_CSUM);
  6891. break;
  6892. }
  6893. if (card->state == CARD_STATE_UP)
  6894. netif_wake_queue(card->dev);
  6895. return rc;
  6896. }
  6897. /*
  6898. * softsetup card: init IPA stuff
  6899. */
  6900. static int
  6901. qeth_softsetup_card(struct qeth_card *card)
  6902. {
  6903. int rc;
  6904. QETH_DBF_TEXT(setup, 2, "softsetp");
  6905. if ((rc = qeth_send_startlan(card, QETH_PROT_IPV4))){
  6906. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  6907. if (rc == 0xe080){
  6908. PRINT_WARN("LAN on card %s if offline! "
  6909. "Waiting for STARTLAN from card.\n",
  6910. CARD_BUS_ID(card));
  6911. card->lan_online = 0;
  6912. }
  6913. return rc;
  6914. } else
  6915. card->lan_online = 1;
  6916. if (card->info.type==QETH_CARD_TYPE_OSN)
  6917. goto out;
  6918. qeth_set_large_send(card, card->options.large_send);
  6919. if (card->options.layer2) {
  6920. card->dev->features |=
  6921. NETIF_F_HW_VLAN_FILTER |
  6922. NETIF_F_HW_VLAN_TX |
  6923. NETIF_F_HW_VLAN_RX;
  6924. card->dev->flags|=IFF_MULTICAST|IFF_BROADCAST;
  6925. card->info.broadcast_capable=1;
  6926. if ((rc = qeth_layer2_initialize(card))) {
  6927. QETH_DBF_TEXT_(setup, 2, "L2err%d", rc);
  6928. return rc;
  6929. }
  6930. #ifdef CONFIG_QETH_VLAN
  6931. qeth_layer2_process_vlans(card, 0);
  6932. #endif
  6933. goto out;
  6934. }
  6935. if ((rc = qeth_setadapter_parms(card)))
  6936. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  6937. if ((rc = qeth_start_ipassists(card)))
  6938. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  6939. if ((rc = qeth_setrouting_v4(card)))
  6940. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  6941. if ((rc = qeth_setrouting_v6(card)))
  6942. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  6943. out:
  6944. netif_tx_disable(card->dev);
  6945. return 0;
  6946. }
  6947. #ifdef CONFIG_QETH_IPV6
  6948. static int
  6949. qeth_get_unique_id_cb(struct qeth_card *card, struct qeth_reply *reply,
  6950. unsigned long data)
  6951. {
  6952. struct qeth_ipa_cmd *cmd;
  6953. cmd = (struct qeth_ipa_cmd *) data;
  6954. if (cmd->hdr.return_code == 0)
  6955. card->info.unique_id = *((__u16 *)
  6956. &cmd->data.create_destroy_addr.unique_id[6]);
  6957. else {
  6958. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6959. UNIQUE_ID_NOT_BY_CARD;
  6960. PRINT_WARN("couldn't get a unique id from the card on device "
  6961. "%s (result=x%x), using default id. ipv6 "
  6962. "autoconfig on other lpars may lead to duplicate "
  6963. "ip addresses. please use manually "
  6964. "configured ones.\n",
  6965. CARD_BUS_ID(card), cmd->hdr.return_code);
  6966. }
  6967. return 0;
  6968. }
  6969. #endif
  6970. static int
  6971. qeth_put_unique_id(struct qeth_card *card)
  6972. {
  6973. int rc = 0;
  6974. #ifdef CONFIG_QETH_IPV6
  6975. struct qeth_cmd_buffer *iob;
  6976. struct qeth_ipa_cmd *cmd;
  6977. QETH_DBF_TEXT(trace,2,"puniqeid");
  6978. if ((card->info.unique_id & UNIQUE_ID_NOT_BY_CARD) ==
  6979. UNIQUE_ID_NOT_BY_CARD)
  6980. return -1;
  6981. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_DESTROY_ADDR,
  6982. QETH_PROT_IPV6);
  6983. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  6984. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  6985. card->info.unique_id;
  6986. memcpy(&cmd->data.create_destroy_addr.unique_id[0],
  6987. card->dev->dev_addr, OSA_ADDR_LEN);
  6988. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  6989. #else
  6990. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  6991. UNIQUE_ID_NOT_BY_CARD;
  6992. #endif
  6993. return rc;
  6994. }
  6995. /**
  6996. * Clear IP List
  6997. */
  6998. static void
  6999. qeth_clear_ip_list(struct qeth_card *card, int clean, int recover)
  7000. {
  7001. struct qeth_ipaddr *addr, *tmp;
  7002. unsigned long flags;
  7003. QETH_DBF_TEXT(trace,4,"clearip");
  7004. spin_lock_irqsave(&card->ip_lock, flags);
  7005. /* clear todo list */
  7006. list_for_each_entry_safe(addr, tmp, card->ip_tbd_list, entry){
  7007. list_del(&addr->entry);
  7008. kfree(addr);
  7009. }
  7010. while (!list_empty(&card->ip_list)) {
  7011. addr = list_entry(card->ip_list.next,
  7012. struct qeth_ipaddr, entry);
  7013. list_del_init(&addr->entry);
  7014. if (clean) {
  7015. spin_unlock_irqrestore(&card->ip_lock, flags);
  7016. qeth_deregister_addr_entry(card, addr);
  7017. spin_lock_irqsave(&card->ip_lock, flags);
  7018. }
  7019. if (!recover || addr->is_multicast) {
  7020. kfree(addr);
  7021. continue;
  7022. }
  7023. list_add_tail(&addr->entry, card->ip_tbd_list);
  7024. }
  7025. spin_unlock_irqrestore(&card->ip_lock, flags);
  7026. }
  7027. static void
  7028. qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  7029. int clear_start_mask)
  7030. {
  7031. unsigned long flags;
  7032. spin_lock_irqsave(&card->thread_mask_lock, flags);
  7033. card->thread_allowed_mask = threads;
  7034. if (clear_start_mask)
  7035. card->thread_start_mask &= threads;
  7036. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  7037. wake_up(&card->wait_q);
  7038. }
  7039. static int
  7040. qeth_threads_running(struct qeth_card *card, unsigned long threads)
  7041. {
  7042. unsigned long flags;
  7043. int rc = 0;
  7044. spin_lock_irqsave(&card->thread_mask_lock, flags);
  7045. rc = (card->thread_running_mask & threads);
  7046. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  7047. return rc;
  7048. }
  7049. static int
  7050. qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  7051. {
  7052. return wait_event_interruptible(card->wait_q,
  7053. qeth_threads_running(card, threads) == 0);
  7054. }
  7055. static int
  7056. qeth_stop_card(struct qeth_card *card, int recovery_mode)
  7057. {
  7058. int rc = 0;
  7059. QETH_DBF_TEXT(setup ,2,"stopcard");
  7060. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7061. qeth_set_allowed_threads(card, 0, 1);
  7062. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD))
  7063. return -ERESTARTSYS;
  7064. if (card->read.state == CH_STATE_UP &&
  7065. card->write.state == CH_STATE_UP &&
  7066. (card->state == CARD_STATE_UP)) {
  7067. if (recovery_mode &&
  7068. card->info.type != QETH_CARD_TYPE_OSN) {
  7069. qeth_stop(card->dev);
  7070. } else {
  7071. rtnl_lock();
  7072. dev_close(card->dev);
  7073. rtnl_unlock();
  7074. }
  7075. if (!card->use_hard_stop) {
  7076. __u8 *mac = &card->dev->dev_addr[0];
  7077. rc = qeth_layer2_send_delmac(card, mac);
  7078. QETH_DBF_TEXT_(setup, 2, "Lerr%d", rc);
  7079. if ((rc = qeth_send_stoplan(card)))
  7080. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7081. }
  7082. card->state = CARD_STATE_SOFTSETUP;
  7083. }
  7084. if (card->state == CARD_STATE_SOFTSETUP) {
  7085. #ifdef CONFIG_QETH_VLAN
  7086. if (card->options.layer2)
  7087. qeth_layer2_process_vlans(card, 1);
  7088. #endif
  7089. qeth_clear_ip_list(card, !card->use_hard_stop, 1);
  7090. qeth_clear_ipacmd_list(card);
  7091. card->state = CARD_STATE_HARDSETUP;
  7092. }
  7093. if (card->state == CARD_STATE_HARDSETUP) {
  7094. if ((!card->use_hard_stop) &&
  7095. (!card->options.layer2))
  7096. if ((rc = qeth_put_unique_id(card)))
  7097. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7098. qeth_qdio_clear_card(card, 0);
  7099. qeth_clear_qdio_buffers(card);
  7100. qeth_clear_working_pool_list(card);
  7101. card->state = CARD_STATE_DOWN;
  7102. }
  7103. if (card->state == CARD_STATE_DOWN) {
  7104. qeth_clear_cmd_buffers(&card->read);
  7105. qeth_clear_cmd_buffers(&card->write);
  7106. }
  7107. card->use_hard_stop = 0;
  7108. return rc;
  7109. }
  7110. static int
  7111. qeth_get_unique_id(struct qeth_card *card)
  7112. {
  7113. int rc = 0;
  7114. #ifdef CONFIG_QETH_IPV6
  7115. struct qeth_cmd_buffer *iob;
  7116. struct qeth_ipa_cmd *cmd;
  7117. QETH_DBF_TEXT(setup, 2, "guniqeid");
  7118. if (!qeth_is_supported(card,IPA_IPV6)) {
  7119. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  7120. UNIQUE_ID_NOT_BY_CARD;
  7121. return 0;
  7122. }
  7123. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_CREATE_ADDR,
  7124. QETH_PROT_IPV6);
  7125. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  7126. *((__u16 *) &cmd->data.create_destroy_addr.unique_id[6]) =
  7127. card->info.unique_id;
  7128. rc = qeth_send_ipa_cmd(card, iob, qeth_get_unique_id_cb, NULL);
  7129. #else
  7130. card->info.unique_id = UNIQUE_ID_IF_CREATE_ADDR_FAILED |
  7131. UNIQUE_ID_NOT_BY_CARD;
  7132. #endif
  7133. return rc;
  7134. }
  7135. static void
  7136. qeth_print_status_with_portname(struct qeth_card *card)
  7137. {
  7138. char dbf_text[15];
  7139. int i;
  7140. sprintf(dbf_text, "%s", card->info.portname + 1);
  7141. for (i = 0; i < 8; i++)
  7142. dbf_text[i] =
  7143. (char) _ebcasc[(__u8) dbf_text[i]];
  7144. dbf_text[8] = 0;
  7145. printk("qeth: Device %s/%s/%s is a%s card%s%s%s\n"
  7146. "with link type %s (portname: %s)\n",
  7147. CARD_RDEV_ID(card),
  7148. CARD_WDEV_ID(card),
  7149. CARD_DDEV_ID(card),
  7150. qeth_get_cardname(card),
  7151. (card->info.mcl_level[0]) ? " (level: " : "",
  7152. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7153. (card->info.mcl_level[0]) ? ")" : "",
  7154. qeth_get_cardname_short(card),
  7155. dbf_text);
  7156. }
  7157. static void
  7158. qeth_print_status_no_portname(struct qeth_card *card)
  7159. {
  7160. if (card->info.portname[0])
  7161. printk("qeth: Device %s/%s/%s is a%s "
  7162. "card%s%s%s\nwith link type %s "
  7163. "(no portname needed by interface).\n",
  7164. CARD_RDEV_ID(card),
  7165. CARD_WDEV_ID(card),
  7166. CARD_DDEV_ID(card),
  7167. qeth_get_cardname(card),
  7168. (card->info.mcl_level[0]) ? " (level: " : "",
  7169. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7170. (card->info.mcl_level[0]) ? ")" : "",
  7171. qeth_get_cardname_short(card));
  7172. else
  7173. printk("qeth: Device %s/%s/%s is a%s "
  7174. "card%s%s%s\nwith link type %s.\n",
  7175. CARD_RDEV_ID(card),
  7176. CARD_WDEV_ID(card),
  7177. CARD_DDEV_ID(card),
  7178. qeth_get_cardname(card),
  7179. (card->info.mcl_level[0]) ? " (level: " : "",
  7180. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  7181. (card->info.mcl_level[0]) ? ")" : "",
  7182. qeth_get_cardname_short(card));
  7183. }
  7184. static void
  7185. qeth_print_status_message(struct qeth_card *card)
  7186. {
  7187. switch (card->info.type) {
  7188. case QETH_CARD_TYPE_OSAE:
  7189. /* VM will use a non-zero first character
  7190. * to indicate a HiperSockets like reporting
  7191. * of the level OSA sets the first character to zero
  7192. * */
  7193. if (!card->info.mcl_level[0]) {
  7194. sprintf(card->info.mcl_level,"%02x%02x",
  7195. card->info.mcl_level[2],
  7196. card->info.mcl_level[3]);
  7197. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  7198. break;
  7199. }
  7200. /* fallthrough */
  7201. case QETH_CARD_TYPE_IQD:
  7202. if (card->info.guestlan) {
  7203. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  7204. card->info.mcl_level[0]];
  7205. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  7206. card->info.mcl_level[1]];
  7207. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  7208. card->info.mcl_level[2]];
  7209. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  7210. card->info.mcl_level[3]];
  7211. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  7212. }
  7213. break;
  7214. default:
  7215. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  7216. }
  7217. if (card->info.portname_required)
  7218. qeth_print_status_with_portname(card);
  7219. else
  7220. qeth_print_status_no_portname(card);
  7221. }
  7222. static int
  7223. qeth_register_netdev(struct qeth_card *card)
  7224. {
  7225. QETH_DBF_TEXT(setup, 3, "regnetd");
  7226. if (card->dev->reg_state != NETREG_UNINITIALIZED)
  7227. return 0;
  7228. /* sysfs magic */
  7229. SET_NETDEV_DEV(card->dev, &card->gdev->dev);
  7230. return register_netdev(card->dev);
  7231. }
  7232. static void
  7233. qeth_start_again(struct qeth_card *card, int recovery_mode)
  7234. {
  7235. QETH_DBF_TEXT(setup ,2, "startag");
  7236. if (recovery_mode &&
  7237. card->info.type != QETH_CARD_TYPE_OSN) {
  7238. qeth_open(card->dev);
  7239. } else {
  7240. rtnl_lock();
  7241. dev_open(card->dev);
  7242. rtnl_unlock();
  7243. }
  7244. /* this also sets saved unicast addresses */
  7245. qeth_set_multicast_list(card->dev);
  7246. }
  7247. /* Layer 2 specific stuff */
  7248. #define IGNORE_PARAM_EQ(option,value,reset_value,msg) \
  7249. if (card->options.option == value) { \
  7250. PRINT_ERR("%s not supported with layer 2 " \
  7251. "functionality, ignoring option on read" \
  7252. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7253. card->options.option = reset_value; \
  7254. }
  7255. #define IGNORE_PARAM_NEQ(option,value,reset_value,msg) \
  7256. if (card->options.option != value) { \
  7257. PRINT_ERR("%s not supported with layer 2 " \
  7258. "functionality, ignoring option on read" \
  7259. "channel device %s .\n",msg,CARD_RDEV_ID(card)); \
  7260. card->options.option = reset_value; \
  7261. }
  7262. static void qeth_make_parameters_consistent(struct qeth_card *card)
  7263. {
  7264. if (card->options.layer2 == 0)
  7265. return;
  7266. if (card->info.type == QETH_CARD_TYPE_OSN)
  7267. return;
  7268. if (card->info.type == QETH_CARD_TYPE_IQD) {
  7269. PRINT_ERR("Device %s does not support layer 2 functionality." \
  7270. " Ignoring layer2 option.\n",CARD_BUS_ID(card));
  7271. card->options.layer2 = 0;
  7272. return;
  7273. }
  7274. IGNORE_PARAM_NEQ(route4.type, NO_ROUTER, NO_ROUTER,
  7275. "Routing options are");
  7276. #ifdef CONFIG_QETH_IPV6
  7277. IGNORE_PARAM_NEQ(route6.type, NO_ROUTER, NO_ROUTER,
  7278. "Routing options are");
  7279. #endif
  7280. IGNORE_PARAM_EQ(checksum_type, HW_CHECKSUMMING,
  7281. QETH_CHECKSUM_DEFAULT,
  7282. "Checksumming options are");
  7283. IGNORE_PARAM_NEQ(broadcast_mode, QETH_TR_BROADCAST_ALLRINGS,
  7284. QETH_TR_BROADCAST_ALLRINGS,
  7285. "Broadcast mode options are");
  7286. IGNORE_PARAM_NEQ(macaddr_mode, QETH_TR_MACADDR_NONCANONICAL,
  7287. QETH_TR_MACADDR_NONCANONICAL,
  7288. "Canonical MAC addr options are");
  7289. IGNORE_PARAM_NEQ(fake_broadcast, 0, 0,
  7290. "Broadcast faking options are");
  7291. IGNORE_PARAM_NEQ(add_hhlen, DEFAULT_ADD_HHLEN,
  7292. DEFAULT_ADD_HHLEN,"Option add_hhlen is");
  7293. IGNORE_PARAM_NEQ(fake_ll, 0, 0,"Option fake_ll is");
  7294. }
  7295. static int
  7296. __qeth_set_online(struct ccwgroup_device *gdev, int recovery_mode)
  7297. {
  7298. struct qeth_card *card = gdev->dev.driver_data;
  7299. int rc = 0;
  7300. enum qeth_card_states recover_flag;
  7301. BUG_ON(!card);
  7302. QETH_DBF_TEXT(setup ,2, "setonlin");
  7303. QETH_DBF_HEX(setup, 2, &card, sizeof(void *));
  7304. qeth_set_allowed_threads(card, QETH_RECOVER_THREAD, 1);
  7305. if (qeth_wait_for_threads(card, ~QETH_RECOVER_THREAD)){
  7306. PRINT_WARN("set_online of card %s interrupted by user!\n",
  7307. CARD_BUS_ID(card));
  7308. return -ERESTARTSYS;
  7309. }
  7310. recover_flag = card->state;
  7311. if ((rc = ccw_device_set_online(CARD_RDEV(card))) ||
  7312. (rc = ccw_device_set_online(CARD_WDEV(card))) ||
  7313. (rc = ccw_device_set_online(CARD_DDEV(card)))){
  7314. QETH_DBF_TEXT_(setup, 2, "1err%d", rc);
  7315. return -EIO;
  7316. }
  7317. qeth_make_parameters_consistent(card);
  7318. if ((rc = qeth_hardsetup_card(card))){
  7319. QETH_DBF_TEXT_(setup, 2, "2err%d", rc);
  7320. goto out_remove;
  7321. }
  7322. card->state = CARD_STATE_HARDSETUP;
  7323. if (!(rc = qeth_query_ipassists(card,QETH_PROT_IPV4)))
  7324. rc = qeth_get_unique_id(card);
  7325. if (rc && card->options.layer2 == 0) {
  7326. QETH_DBF_TEXT_(setup, 2, "3err%d", rc);
  7327. goto out_remove;
  7328. }
  7329. qeth_print_status_message(card);
  7330. if ((rc = qeth_register_netdev(card))){
  7331. QETH_DBF_TEXT_(setup, 2, "4err%d", rc);
  7332. goto out_remove;
  7333. }
  7334. if ((rc = qeth_softsetup_card(card))){
  7335. QETH_DBF_TEXT_(setup, 2, "5err%d", rc);
  7336. goto out_remove;
  7337. }
  7338. if ((rc = qeth_init_qdio_queues(card))){
  7339. QETH_DBF_TEXT_(setup, 2, "6err%d", rc);
  7340. goto out_remove;
  7341. }
  7342. card->state = CARD_STATE_SOFTSETUP;
  7343. netif_carrier_on(card->dev);
  7344. qeth_set_allowed_threads(card, 0xffffffff, 0);
  7345. if (recover_flag == CARD_STATE_RECOVER)
  7346. qeth_start_again(card, recovery_mode);
  7347. qeth_notify_processes();
  7348. return 0;
  7349. out_remove:
  7350. card->use_hard_stop = 1;
  7351. qeth_stop_card(card, 0);
  7352. ccw_device_set_offline(CARD_DDEV(card));
  7353. ccw_device_set_offline(CARD_WDEV(card));
  7354. ccw_device_set_offline(CARD_RDEV(card));
  7355. if (recover_flag == CARD_STATE_RECOVER)
  7356. card->state = CARD_STATE_RECOVER;
  7357. else
  7358. card->state = CARD_STATE_DOWN;
  7359. return -ENODEV;
  7360. }
  7361. static int
  7362. qeth_set_online(struct ccwgroup_device *gdev)
  7363. {
  7364. return __qeth_set_online(gdev, 0);
  7365. }
  7366. static struct ccw_device_id qeth_ids[] = {
  7367. {CCW_DEVICE(0x1731, 0x01), .driver_info = QETH_CARD_TYPE_OSAE},
  7368. {CCW_DEVICE(0x1731, 0x05), .driver_info = QETH_CARD_TYPE_IQD},
  7369. {CCW_DEVICE(0x1731, 0x06), .driver_info = QETH_CARD_TYPE_OSN},
  7370. {},
  7371. };
  7372. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  7373. struct device *qeth_root_dev = NULL;
  7374. struct ccwgroup_driver qeth_ccwgroup_driver = {
  7375. .owner = THIS_MODULE,
  7376. .name = "qeth",
  7377. .driver_id = 0xD8C5E3C8,
  7378. .probe = qeth_probe_device,
  7379. .remove = qeth_remove_device,
  7380. .set_online = qeth_set_online,
  7381. .set_offline = qeth_set_offline,
  7382. };
  7383. struct ccw_driver qeth_ccw_driver = {
  7384. .name = "qeth",
  7385. .ids = qeth_ids,
  7386. .probe = ccwgroup_probe_ccwdev,
  7387. .remove = ccwgroup_remove_ccwdev,
  7388. };
  7389. static void
  7390. qeth_unregister_dbf_views(void)
  7391. {
  7392. if (qeth_dbf_setup)
  7393. debug_unregister(qeth_dbf_setup);
  7394. if (qeth_dbf_qerr)
  7395. debug_unregister(qeth_dbf_qerr);
  7396. if (qeth_dbf_sense)
  7397. debug_unregister(qeth_dbf_sense);
  7398. if (qeth_dbf_misc)
  7399. debug_unregister(qeth_dbf_misc);
  7400. if (qeth_dbf_data)
  7401. debug_unregister(qeth_dbf_data);
  7402. if (qeth_dbf_control)
  7403. debug_unregister(qeth_dbf_control);
  7404. if (qeth_dbf_trace)
  7405. debug_unregister(qeth_dbf_trace);
  7406. }
  7407. static int
  7408. qeth_register_dbf_views(void)
  7409. {
  7410. qeth_dbf_setup = debug_register(QETH_DBF_SETUP_NAME,
  7411. QETH_DBF_SETUP_PAGES,
  7412. QETH_DBF_SETUP_NR_AREAS,
  7413. QETH_DBF_SETUP_LEN);
  7414. qeth_dbf_misc = debug_register(QETH_DBF_MISC_NAME,
  7415. QETH_DBF_MISC_PAGES,
  7416. QETH_DBF_MISC_NR_AREAS,
  7417. QETH_DBF_MISC_LEN);
  7418. qeth_dbf_data = debug_register(QETH_DBF_DATA_NAME,
  7419. QETH_DBF_DATA_PAGES,
  7420. QETH_DBF_DATA_NR_AREAS,
  7421. QETH_DBF_DATA_LEN);
  7422. qeth_dbf_control = debug_register(QETH_DBF_CONTROL_NAME,
  7423. QETH_DBF_CONTROL_PAGES,
  7424. QETH_DBF_CONTROL_NR_AREAS,
  7425. QETH_DBF_CONTROL_LEN);
  7426. qeth_dbf_sense = debug_register(QETH_DBF_SENSE_NAME,
  7427. QETH_DBF_SENSE_PAGES,
  7428. QETH_DBF_SENSE_NR_AREAS,
  7429. QETH_DBF_SENSE_LEN);
  7430. qeth_dbf_qerr = debug_register(QETH_DBF_QERR_NAME,
  7431. QETH_DBF_QERR_PAGES,
  7432. QETH_DBF_QERR_NR_AREAS,
  7433. QETH_DBF_QERR_LEN);
  7434. qeth_dbf_trace = debug_register(QETH_DBF_TRACE_NAME,
  7435. QETH_DBF_TRACE_PAGES,
  7436. QETH_DBF_TRACE_NR_AREAS,
  7437. QETH_DBF_TRACE_LEN);
  7438. if ((qeth_dbf_setup == NULL) || (qeth_dbf_misc == NULL) ||
  7439. (qeth_dbf_data == NULL) || (qeth_dbf_control == NULL) ||
  7440. (qeth_dbf_sense == NULL) || (qeth_dbf_qerr == NULL) ||
  7441. (qeth_dbf_trace == NULL)) {
  7442. qeth_unregister_dbf_views();
  7443. return -ENOMEM;
  7444. }
  7445. debug_register_view(qeth_dbf_setup, &debug_hex_ascii_view);
  7446. debug_set_level(qeth_dbf_setup, QETH_DBF_SETUP_LEVEL);
  7447. debug_register_view(qeth_dbf_misc, &debug_hex_ascii_view);
  7448. debug_set_level(qeth_dbf_misc, QETH_DBF_MISC_LEVEL);
  7449. debug_register_view(qeth_dbf_data, &debug_hex_ascii_view);
  7450. debug_set_level(qeth_dbf_data, QETH_DBF_DATA_LEVEL);
  7451. debug_register_view(qeth_dbf_control, &debug_hex_ascii_view);
  7452. debug_set_level(qeth_dbf_control, QETH_DBF_CONTROL_LEVEL);
  7453. debug_register_view(qeth_dbf_sense, &debug_hex_ascii_view);
  7454. debug_set_level(qeth_dbf_sense, QETH_DBF_SENSE_LEVEL);
  7455. debug_register_view(qeth_dbf_qerr, &debug_hex_ascii_view);
  7456. debug_set_level(qeth_dbf_qerr, QETH_DBF_QERR_LEVEL);
  7457. debug_register_view(qeth_dbf_trace, &debug_hex_ascii_view);
  7458. debug_set_level(qeth_dbf_trace, QETH_DBF_TRACE_LEVEL);
  7459. return 0;
  7460. }
  7461. #ifdef CONFIG_QETH_IPV6
  7462. extern struct neigh_table arp_tbl;
  7463. static struct neigh_ops *arp_direct_ops;
  7464. static int (*qeth_old_arp_constructor) (struct neighbour *);
  7465. static struct neigh_ops arp_direct_ops_template = {
  7466. .family = AF_INET,
  7467. .solicit = NULL,
  7468. .error_report = NULL,
  7469. .output = dev_queue_xmit,
  7470. .connected_output = dev_queue_xmit,
  7471. .hh_output = dev_queue_xmit,
  7472. .queue_xmit = dev_queue_xmit
  7473. };
  7474. static int
  7475. qeth_arp_constructor(struct neighbour *neigh)
  7476. {
  7477. struct net_device *dev = neigh->dev;
  7478. struct in_device *in_dev;
  7479. struct neigh_parms *parms;
  7480. struct qeth_card *card;
  7481. card = qeth_get_card_from_dev(dev);
  7482. if (card == NULL)
  7483. goto out;
  7484. if((card->options.layer2) ||
  7485. (card->dev->header_ops == &qeth_fake_ops))
  7486. goto out;
  7487. rcu_read_lock();
  7488. in_dev = __in_dev_get_rcu(dev);
  7489. if (in_dev == NULL) {
  7490. rcu_read_unlock();
  7491. return -EINVAL;
  7492. }
  7493. parms = in_dev->arp_parms;
  7494. __neigh_parms_put(neigh->parms);
  7495. neigh->parms = neigh_parms_clone(parms);
  7496. rcu_read_unlock();
  7497. neigh->type = inet_addr_type(*(__be32 *) neigh->primary_key);
  7498. neigh->nud_state = NUD_NOARP;
  7499. neigh->ops = arp_direct_ops;
  7500. neigh->output = neigh->ops->queue_xmit;
  7501. return 0;
  7502. out:
  7503. return qeth_old_arp_constructor(neigh);
  7504. }
  7505. #endif /*CONFIG_QETH_IPV6*/
  7506. /*
  7507. * IP address takeover related functions
  7508. */
  7509. static void
  7510. qeth_clear_ipato_list(struct qeth_card *card)
  7511. {
  7512. struct qeth_ipato_entry *ipatoe, *tmp;
  7513. unsigned long flags;
  7514. spin_lock_irqsave(&card->ip_lock, flags);
  7515. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry) {
  7516. list_del(&ipatoe->entry);
  7517. kfree(ipatoe);
  7518. }
  7519. spin_unlock_irqrestore(&card->ip_lock, flags);
  7520. }
  7521. int
  7522. qeth_add_ipato_entry(struct qeth_card *card, struct qeth_ipato_entry *new)
  7523. {
  7524. struct qeth_ipato_entry *ipatoe;
  7525. unsigned long flags;
  7526. int rc = 0;
  7527. QETH_DBF_TEXT(trace, 2, "addipato");
  7528. spin_lock_irqsave(&card->ip_lock, flags);
  7529. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7530. if (ipatoe->proto != new->proto)
  7531. continue;
  7532. if (!memcmp(ipatoe->addr, new->addr,
  7533. (ipatoe->proto == QETH_PROT_IPV4)? 4:16) &&
  7534. (ipatoe->mask_bits == new->mask_bits)){
  7535. PRINT_WARN("ipato entry already exists!\n");
  7536. rc = -EEXIST;
  7537. break;
  7538. }
  7539. }
  7540. if (!rc) {
  7541. list_add_tail(&new->entry, &card->ipato.entries);
  7542. }
  7543. spin_unlock_irqrestore(&card->ip_lock, flags);
  7544. return rc;
  7545. }
  7546. void
  7547. qeth_del_ipato_entry(struct qeth_card *card, enum qeth_prot_versions proto,
  7548. u8 *addr, int mask_bits)
  7549. {
  7550. struct qeth_ipato_entry *ipatoe, *tmp;
  7551. unsigned long flags;
  7552. QETH_DBF_TEXT(trace, 2, "delipato");
  7553. spin_lock_irqsave(&card->ip_lock, flags);
  7554. list_for_each_entry_safe(ipatoe, tmp, &card->ipato.entries, entry){
  7555. if (ipatoe->proto != proto)
  7556. continue;
  7557. if (!memcmp(ipatoe->addr, addr,
  7558. (proto == QETH_PROT_IPV4)? 4:16) &&
  7559. (ipatoe->mask_bits == mask_bits)){
  7560. list_del(&ipatoe->entry);
  7561. kfree(ipatoe);
  7562. }
  7563. }
  7564. spin_unlock_irqrestore(&card->ip_lock, flags);
  7565. }
  7566. static void
  7567. qeth_convert_addr_to_bits(u8 *addr, u8 *bits, int len)
  7568. {
  7569. int i, j;
  7570. u8 octet;
  7571. for (i = 0; i < len; ++i){
  7572. octet = addr[i];
  7573. for (j = 7; j >= 0; --j){
  7574. bits[i*8 + j] = octet & 1;
  7575. octet >>= 1;
  7576. }
  7577. }
  7578. }
  7579. static int
  7580. qeth_is_addr_covered_by_ipato(struct qeth_card *card, struct qeth_ipaddr *addr)
  7581. {
  7582. struct qeth_ipato_entry *ipatoe;
  7583. u8 addr_bits[128] = {0, };
  7584. u8 ipatoe_bits[128] = {0, };
  7585. int rc = 0;
  7586. if (!card->ipato.enabled)
  7587. return 0;
  7588. qeth_convert_addr_to_bits((u8 *) &addr->u, addr_bits,
  7589. (addr->proto == QETH_PROT_IPV4)? 4:16);
  7590. list_for_each_entry(ipatoe, &card->ipato.entries, entry){
  7591. if (addr->proto != ipatoe->proto)
  7592. continue;
  7593. qeth_convert_addr_to_bits(ipatoe->addr, ipatoe_bits,
  7594. (ipatoe->proto==QETH_PROT_IPV4) ?
  7595. 4:16);
  7596. if (addr->proto == QETH_PROT_IPV4)
  7597. rc = !memcmp(addr_bits, ipatoe_bits,
  7598. min(32, ipatoe->mask_bits));
  7599. else
  7600. rc = !memcmp(addr_bits, ipatoe_bits,
  7601. min(128, ipatoe->mask_bits));
  7602. if (rc)
  7603. break;
  7604. }
  7605. /* invert? */
  7606. if ((addr->proto == QETH_PROT_IPV4) && card->ipato.invert4)
  7607. rc = !rc;
  7608. else if ((addr->proto == QETH_PROT_IPV6) && card->ipato.invert6)
  7609. rc = !rc;
  7610. return rc;
  7611. }
  7612. /*
  7613. * VIPA related functions
  7614. */
  7615. int
  7616. qeth_add_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7617. const u8 *addr)
  7618. {
  7619. struct qeth_ipaddr *ipaddr;
  7620. unsigned long flags;
  7621. int rc = 0;
  7622. ipaddr = qeth_get_addr_buffer(proto);
  7623. if (ipaddr){
  7624. if (proto == QETH_PROT_IPV4){
  7625. QETH_DBF_TEXT(trace, 2, "addvipa4");
  7626. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7627. ipaddr->u.a4.mask = 0;
  7628. #ifdef CONFIG_QETH_IPV6
  7629. } else if (proto == QETH_PROT_IPV6){
  7630. QETH_DBF_TEXT(trace, 2, "addvipa6");
  7631. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7632. ipaddr->u.a6.pfxlen = 0;
  7633. #endif
  7634. }
  7635. ipaddr->type = QETH_IP_TYPE_VIPA;
  7636. ipaddr->set_flags = QETH_IPA_SETIP_VIPA_FLAG;
  7637. ipaddr->del_flags = QETH_IPA_DELIP_VIPA_FLAG;
  7638. } else
  7639. return -ENOMEM;
  7640. spin_lock_irqsave(&card->ip_lock, flags);
  7641. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7642. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7643. rc = -EEXIST;
  7644. spin_unlock_irqrestore(&card->ip_lock, flags);
  7645. if (rc){
  7646. PRINT_WARN("Cannot add VIPA. Address already exists!\n");
  7647. return rc;
  7648. }
  7649. if (!qeth_add_ip(card, ipaddr))
  7650. kfree(ipaddr);
  7651. qeth_set_ip_addr_list(card);
  7652. return rc;
  7653. }
  7654. void
  7655. qeth_del_vipa(struct qeth_card *card, enum qeth_prot_versions proto,
  7656. const u8 *addr)
  7657. {
  7658. struct qeth_ipaddr *ipaddr;
  7659. ipaddr = qeth_get_addr_buffer(proto);
  7660. if (ipaddr){
  7661. if (proto == QETH_PROT_IPV4){
  7662. QETH_DBF_TEXT(trace, 2, "delvipa4");
  7663. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7664. ipaddr->u.a4.mask = 0;
  7665. #ifdef CONFIG_QETH_IPV6
  7666. } else if (proto == QETH_PROT_IPV6){
  7667. QETH_DBF_TEXT(trace, 2, "delvipa6");
  7668. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7669. ipaddr->u.a6.pfxlen = 0;
  7670. #endif
  7671. }
  7672. ipaddr->type = QETH_IP_TYPE_VIPA;
  7673. } else
  7674. return;
  7675. if (!qeth_delete_ip(card, ipaddr))
  7676. kfree(ipaddr);
  7677. qeth_set_ip_addr_list(card);
  7678. }
  7679. /*
  7680. * proxy ARP related functions
  7681. */
  7682. int
  7683. qeth_add_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7684. const u8 *addr)
  7685. {
  7686. struct qeth_ipaddr *ipaddr;
  7687. unsigned long flags;
  7688. int rc = 0;
  7689. ipaddr = qeth_get_addr_buffer(proto);
  7690. if (ipaddr){
  7691. if (proto == QETH_PROT_IPV4){
  7692. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7693. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7694. ipaddr->u.a4.mask = 0;
  7695. #ifdef CONFIG_QETH_IPV6
  7696. } else if (proto == QETH_PROT_IPV6){
  7697. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7698. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7699. ipaddr->u.a6.pfxlen = 0;
  7700. #endif
  7701. }
  7702. ipaddr->type = QETH_IP_TYPE_RXIP;
  7703. ipaddr->set_flags = QETH_IPA_SETIP_TAKEOVER_FLAG;
  7704. ipaddr->del_flags = 0;
  7705. } else
  7706. return -ENOMEM;
  7707. spin_lock_irqsave(&card->ip_lock, flags);
  7708. if (__qeth_address_exists_in_list(&card->ip_list, ipaddr, 0) ||
  7709. __qeth_address_exists_in_list(card->ip_tbd_list, ipaddr, 0))
  7710. rc = -EEXIST;
  7711. spin_unlock_irqrestore(&card->ip_lock, flags);
  7712. if (rc){
  7713. PRINT_WARN("Cannot add RXIP. Address already exists!\n");
  7714. return rc;
  7715. }
  7716. if (!qeth_add_ip(card, ipaddr))
  7717. kfree(ipaddr);
  7718. qeth_set_ip_addr_list(card);
  7719. return 0;
  7720. }
  7721. void
  7722. qeth_del_rxip(struct qeth_card *card, enum qeth_prot_versions proto,
  7723. const u8 *addr)
  7724. {
  7725. struct qeth_ipaddr *ipaddr;
  7726. ipaddr = qeth_get_addr_buffer(proto);
  7727. if (ipaddr){
  7728. if (proto == QETH_PROT_IPV4){
  7729. QETH_DBF_TEXT(trace, 2, "addrxip4");
  7730. memcpy(&ipaddr->u.a4.addr, addr, 4);
  7731. ipaddr->u.a4.mask = 0;
  7732. #ifdef CONFIG_QETH_IPV6
  7733. } else if (proto == QETH_PROT_IPV6){
  7734. QETH_DBF_TEXT(trace, 2, "addrxip6");
  7735. memcpy(&ipaddr->u.a6.addr, addr, 16);
  7736. ipaddr->u.a6.pfxlen = 0;
  7737. #endif
  7738. }
  7739. ipaddr->type = QETH_IP_TYPE_RXIP;
  7740. } else
  7741. return;
  7742. if (!qeth_delete_ip(card, ipaddr))
  7743. kfree(ipaddr);
  7744. qeth_set_ip_addr_list(card);
  7745. }
  7746. /**
  7747. * IP event handler
  7748. */
  7749. static int
  7750. qeth_ip_event(struct notifier_block *this,
  7751. unsigned long event,void *ptr)
  7752. {
  7753. struct in_ifaddr *ifa = (struct in_ifaddr *)ptr;
  7754. struct net_device *dev =(struct net_device *) ifa->ifa_dev->dev;
  7755. struct qeth_ipaddr *addr;
  7756. struct qeth_card *card;
  7757. QETH_DBF_TEXT(trace,3,"ipevent");
  7758. card = qeth_get_card_from_dev(dev);
  7759. if (!card)
  7760. return NOTIFY_DONE;
  7761. if (card->options.layer2)
  7762. return NOTIFY_DONE;
  7763. addr = qeth_get_addr_buffer(QETH_PROT_IPV4);
  7764. if (addr != NULL) {
  7765. addr->u.a4.addr = ifa->ifa_address;
  7766. addr->u.a4.mask = ifa->ifa_mask;
  7767. addr->type = QETH_IP_TYPE_NORMAL;
  7768. } else
  7769. goto out;
  7770. switch(event) {
  7771. case NETDEV_UP:
  7772. if (!qeth_add_ip(card, addr))
  7773. kfree(addr);
  7774. break;
  7775. case NETDEV_DOWN:
  7776. if (!qeth_delete_ip(card, addr))
  7777. kfree(addr);
  7778. break;
  7779. default:
  7780. break;
  7781. }
  7782. qeth_set_ip_addr_list(card);
  7783. out:
  7784. return NOTIFY_DONE;
  7785. }
  7786. static struct notifier_block qeth_ip_notifier = {
  7787. qeth_ip_event,
  7788. NULL,
  7789. };
  7790. #ifdef CONFIG_QETH_IPV6
  7791. /**
  7792. * IPv6 event handler
  7793. */
  7794. static int
  7795. qeth_ip6_event(struct notifier_block *this,
  7796. unsigned long event,void *ptr)
  7797. {
  7798. struct inet6_ifaddr *ifa = (struct inet6_ifaddr *)ptr;
  7799. struct net_device *dev = (struct net_device *)ifa->idev->dev;
  7800. struct qeth_ipaddr *addr;
  7801. struct qeth_card *card;
  7802. QETH_DBF_TEXT(trace,3,"ip6event");
  7803. card = qeth_get_card_from_dev(dev);
  7804. if (!card)
  7805. return NOTIFY_DONE;
  7806. if (!qeth_is_supported(card, IPA_IPV6))
  7807. return NOTIFY_DONE;
  7808. addr = qeth_get_addr_buffer(QETH_PROT_IPV6);
  7809. if (addr != NULL) {
  7810. memcpy(&addr->u.a6.addr, &ifa->addr, sizeof(struct in6_addr));
  7811. addr->u.a6.pfxlen = ifa->prefix_len;
  7812. addr->type = QETH_IP_TYPE_NORMAL;
  7813. } else
  7814. goto out;
  7815. switch(event) {
  7816. case NETDEV_UP:
  7817. if (!qeth_add_ip(card, addr))
  7818. kfree(addr);
  7819. break;
  7820. case NETDEV_DOWN:
  7821. if (!qeth_delete_ip(card, addr))
  7822. kfree(addr);
  7823. break;
  7824. default:
  7825. break;
  7826. }
  7827. qeth_set_ip_addr_list(card);
  7828. out:
  7829. return NOTIFY_DONE;
  7830. }
  7831. static struct notifier_block qeth_ip6_notifier = {
  7832. qeth_ip6_event,
  7833. NULL,
  7834. };
  7835. #endif
  7836. static int
  7837. __qeth_reboot_event_card(struct device *dev, void *data)
  7838. {
  7839. struct qeth_card *card;
  7840. card = (struct qeth_card *) dev->driver_data;
  7841. qeth_clear_ip_list(card, 0, 0);
  7842. qeth_qdio_clear_card(card, 0);
  7843. qeth_clear_qdio_buffers(card);
  7844. return 0;
  7845. }
  7846. static int
  7847. qeth_reboot_event(struct notifier_block *this, unsigned long event, void *ptr)
  7848. {
  7849. int ret;
  7850. ret = driver_for_each_device(&qeth_ccwgroup_driver.driver, NULL, NULL,
  7851. __qeth_reboot_event_card);
  7852. return ret ? NOTIFY_BAD : NOTIFY_DONE;
  7853. }
  7854. static struct notifier_block qeth_reboot_notifier = {
  7855. qeth_reboot_event,
  7856. NULL,
  7857. };
  7858. static int
  7859. qeth_register_notifiers(void)
  7860. {
  7861. int r;
  7862. QETH_DBF_TEXT(trace,5,"regnotif");
  7863. if ((r = register_reboot_notifier(&qeth_reboot_notifier)))
  7864. return r;
  7865. if ((r = register_inetaddr_notifier(&qeth_ip_notifier)))
  7866. goto out_reboot;
  7867. #ifdef CONFIG_QETH_IPV6
  7868. if ((r = register_inet6addr_notifier(&qeth_ip6_notifier)))
  7869. goto out_ipv4;
  7870. #endif
  7871. return 0;
  7872. #ifdef CONFIG_QETH_IPV6
  7873. out_ipv4:
  7874. unregister_inetaddr_notifier(&qeth_ip_notifier);
  7875. #endif
  7876. out_reboot:
  7877. unregister_reboot_notifier(&qeth_reboot_notifier);
  7878. return r;
  7879. }
  7880. /**
  7881. * unregister all event notifiers
  7882. */
  7883. static void
  7884. qeth_unregister_notifiers(void)
  7885. {
  7886. QETH_DBF_TEXT(trace,5,"unregnot");
  7887. BUG_ON(unregister_reboot_notifier(&qeth_reboot_notifier));
  7888. BUG_ON(unregister_inetaddr_notifier(&qeth_ip_notifier));
  7889. #ifdef CONFIG_QETH_IPV6
  7890. BUG_ON(unregister_inet6addr_notifier(&qeth_ip6_notifier));
  7891. #endif /* QETH_IPV6 */
  7892. }
  7893. #ifdef CONFIG_QETH_IPV6
  7894. static int
  7895. qeth_ipv6_init(void)
  7896. {
  7897. qeth_old_arp_constructor = arp_tbl.constructor;
  7898. write_lock_bh(&arp_tbl.lock);
  7899. arp_tbl.constructor = qeth_arp_constructor;
  7900. write_unlock_bh(&arp_tbl.lock);
  7901. arp_direct_ops = (struct neigh_ops*)
  7902. kmalloc(sizeof(struct neigh_ops), GFP_KERNEL);
  7903. if (!arp_direct_ops)
  7904. return -ENOMEM;
  7905. memcpy(arp_direct_ops, &arp_direct_ops_template,
  7906. sizeof(struct neigh_ops));
  7907. return 0;
  7908. }
  7909. static void
  7910. qeth_ipv6_uninit(void)
  7911. {
  7912. write_lock_bh(&arp_tbl.lock);
  7913. arp_tbl.constructor = qeth_old_arp_constructor;
  7914. write_unlock_bh(&arp_tbl.lock);
  7915. kfree(arp_direct_ops);
  7916. }
  7917. #endif /* CONFIG_QETH_IPV6 */
  7918. static void
  7919. qeth_sysfs_unregister(void)
  7920. {
  7921. s390_root_dev_unregister(qeth_root_dev);
  7922. qeth_remove_driver_attributes();
  7923. ccw_driver_unregister(&qeth_ccw_driver);
  7924. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7925. }
  7926. /**
  7927. * register qeth at sysfs
  7928. */
  7929. static int
  7930. qeth_sysfs_register(void)
  7931. {
  7932. int rc;
  7933. rc = ccwgroup_driver_register(&qeth_ccwgroup_driver);
  7934. if (rc)
  7935. goto out;
  7936. rc = ccw_driver_register(&qeth_ccw_driver);
  7937. if (rc)
  7938. goto out_ccw_driver;
  7939. rc = qeth_create_driver_attributes();
  7940. if (rc)
  7941. goto out_qeth_attr;
  7942. qeth_root_dev = s390_root_dev_register("qeth");
  7943. rc = IS_ERR(qeth_root_dev) ? PTR_ERR(qeth_root_dev) : 0;
  7944. if (!rc)
  7945. goto out;
  7946. qeth_remove_driver_attributes();
  7947. out_qeth_attr:
  7948. ccw_driver_unregister(&qeth_ccw_driver);
  7949. out_ccw_driver:
  7950. ccwgroup_driver_unregister(&qeth_ccwgroup_driver);
  7951. out:
  7952. return rc;
  7953. }
  7954. /***
  7955. * init function
  7956. */
  7957. static int __init
  7958. qeth_init(void)
  7959. {
  7960. int rc;
  7961. PRINT_INFO("loading %s\n", version);
  7962. INIT_LIST_HEAD(&qeth_card_list.list);
  7963. INIT_LIST_HEAD(&qeth_notify_list);
  7964. spin_lock_init(&qeth_notify_lock);
  7965. rwlock_init(&qeth_card_list.rwlock);
  7966. rc = qeth_register_dbf_views();
  7967. if (rc)
  7968. goto out_err;
  7969. rc = qeth_sysfs_register();
  7970. if (rc)
  7971. goto out_dbf;
  7972. #ifdef CONFIG_QETH_IPV6
  7973. rc = qeth_ipv6_init();
  7974. if (rc) {
  7975. PRINT_ERR("Out of memory during ipv6 init code = %d\n", rc);
  7976. goto out_sysfs;
  7977. }
  7978. #endif /* QETH_IPV6 */
  7979. rc = qeth_register_notifiers();
  7980. if (rc)
  7981. goto out_ipv6;
  7982. rc = qeth_create_procfs_entries();
  7983. if (rc)
  7984. goto out_notifiers;
  7985. return rc;
  7986. out_notifiers:
  7987. qeth_unregister_notifiers();
  7988. out_ipv6:
  7989. #ifdef CONFIG_QETH_IPV6
  7990. qeth_ipv6_uninit();
  7991. out_sysfs:
  7992. #endif /* QETH_IPV6 */
  7993. qeth_sysfs_unregister();
  7994. out_dbf:
  7995. qeth_unregister_dbf_views();
  7996. out_err:
  7997. PRINT_ERR("Initialization failed with code %d\n", rc);
  7998. return rc;
  7999. }
  8000. static void
  8001. __exit qeth_exit(void)
  8002. {
  8003. struct qeth_card *card, *tmp;
  8004. unsigned long flags;
  8005. QETH_DBF_TEXT(trace,1, "cleanup.");
  8006. /*
  8007. * Weed would not need to clean up our devices here, because the
  8008. * common device layer calls qeth_remove_device for each device
  8009. * as soon as we unregister our driver (done in qeth_sysfs_unregister).
  8010. * But we do cleanup here so we can do a "soft" shutdown of our cards.
  8011. * qeth_remove_device called by the common device layer would otherwise
  8012. * do a "hard" shutdown (card->use_hard_stop is set to one in
  8013. * qeth_remove_device).
  8014. */
  8015. again:
  8016. read_lock_irqsave(&qeth_card_list.rwlock, flags);
  8017. list_for_each_entry_safe(card, tmp, &qeth_card_list.list, list){
  8018. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  8019. qeth_set_offline(card->gdev);
  8020. qeth_remove_device(card->gdev);
  8021. goto again;
  8022. }
  8023. read_unlock_irqrestore(&qeth_card_list.rwlock, flags);
  8024. #ifdef CONFIG_QETH_IPV6
  8025. qeth_ipv6_uninit();
  8026. #endif
  8027. qeth_unregister_notifiers();
  8028. qeth_remove_procfs_entries();
  8029. qeth_sysfs_unregister();
  8030. qeth_unregister_dbf_views();
  8031. printk("qeth: removed\n");
  8032. }
  8033. EXPORT_SYMBOL(qeth_osn_register);
  8034. EXPORT_SYMBOL(qeth_osn_deregister);
  8035. EXPORT_SYMBOL(qeth_osn_assist);
  8036. module_init(qeth_init);
  8037. module_exit(qeth_exit);
  8038. MODULE_AUTHOR("Frank Pavlic <fpavlic@de.ibm.com>");
  8039. MODULE_DESCRIPTION("Linux on zSeries OSA Express and HiperSockets support\n" \
  8040. "Copyright 2000,2003 IBM Corporation\n");
  8041. MODULE_LICENSE("GPL");