apply.c 28 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414
  1. /*
  2. * Copyright (C) 2011 Texas Instruments
  3. * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #define DSS_SUBSYS_NAME "APPLY"
  18. #include <linux/kernel.h>
  19. #include <linux/slab.h>
  20. #include <linux/spinlock.h>
  21. #include <linux/jiffies.h>
  22. #include <video/omapdss.h>
  23. #include "dss.h"
  24. #include "dss_features.h"
  25. /*
  26. * We have 4 levels of cache for the dispc settings. First two are in SW and
  27. * the latter two in HW.
  28. *
  29. * set_info()
  30. * v
  31. * +--------------------+
  32. * | user_info |
  33. * +--------------------+
  34. * v
  35. * apply()
  36. * v
  37. * +--------------------+
  38. * | info |
  39. * +--------------------+
  40. * v
  41. * write_regs()
  42. * v
  43. * +--------------------+
  44. * | shadow registers |
  45. * +--------------------+
  46. * v
  47. * VFP or lcd/digit_enable
  48. * v
  49. * +--------------------+
  50. * | registers |
  51. * +--------------------+
  52. */
  53. struct ovl_priv_data {
  54. bool user_info_dirty;
  55. struct omap_overlay_info user_info;
  56. bool info_dirty;
  57. struct omap_overlay_info info;
  58. bool shadow_info_dirty;
  59. bool extra_info_dirty;
  60. bool shadow_extra_info_dirty;
  61. bool enabled;
  62. enum omap_channel channel;
  63. u32 fifo_low, fifo_high;
  64. };
  65. struct mgr_priv_data {
  66. bool user_info_dirty;
  67. struct omap_overlay_manager_info user_info;
  68. bool info_dirty;
  69. struct omap_overlay_manager_info info;
  70. bool shadow_info_dirty;
  71. /* If true, GO bit is up and shadow registers cannot be written.
  72. * Never true for manual update displays */
  73. bool busy;
  74. /* If true, dispc output is enabled */
  75. bool updating;
  76. /* If true, a display is enabled using this manager */
  77. bool enabled;
  78. };
  79. static struct {
  80. struct ovl_priv_data ovl_priv_data_array[MAX_DSS_OVERLAYS];
  81. struct mgr_priv_data mgr_priv_data_array[MAX_DSS_MANAGERS];
  82. bool irq_enabled;
  83. } dss_data;
  84. /* protects dss_data */
  85. static spinlock_t data_lock;
  86. /* lock for blocking functions */
  87. static DEFINE_MUTEX(apply_lock);
  88. static DECLARE_COMPLETION(extra_updated_completion);
  89. static void dss_register_vsync_isr(void);
  90. static struct ovl_priv_data *get_ovl_priv(struct omap_overlay *ovl)
  91. {
  92. return &dss_data.ovl_priv_data_array[ovl->id];
  93. }
  94. static struct mgr_priv_data *get_mgr_priv(struct omap_overlay_manager *mgr)
  95. {
  96. return &dss_data.mgr_priv_data_array[mgr->id];
  97. }
  98. void dss_apply_init(void)
  99. {
  100. const int num_ovls = dss_feat_get_num_ovls();
  101. int i;
  102. spin_lock_init(&data_lock);
  103. for (i = 0; i < num_ovls; ++i) {
  104. struct ovl_priv_data *op;
  105. op = &dss_data.ovl_priv_data_array[i];
  106. op->info.global_alpha = 255;
  107. switch (i) {
  108. case 0:
  109. op->info.zorder = 0;
  110. break;
  111. case 1:
  112. op->info.zorder =
  113. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 3 : 0;
  114. break;
  115. case 2:
  116. op->info.zorder =
  117. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 2 : 0;
  118. break;
  119. case 3:
  120. op->info.zorder =
  121. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 1 : 0;
  122. break;
  123. }
  124. op->user_info = op->info;
  125. }
  126. }
  127. static bool ovl_manual_update(struct omap_overlay *ovl)
  128. {
  129. return ovl->manager->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  130. }
  131. static bool mgr_manual_update(struct omap_overlay_manager *mgr)
  132. {
  133. return mgr->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  134. }
  135. /* Check if overlay parameters are compatible with display */
  136. static int dss_ovl_check(struct omap_overlay *ovl,
  137. struct omap_overlay_info *info, struct omap_dss_device *dssdev)
  138. {
  139. u16 outw, outh;
  140. u16 dw, dh;
  141. if (dssdev == NULL)
  142. return 0;
  143. dssdev->driver->get_resolution(dssdev, &dw, &dh);
  144. if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0) {
  145. outw = info->width;
  146. outh = info->height;
  147. } else {
  148. if (info->out_width == 0)
  149. outw = info->width;
  150. else
  151. outw = info->out_width;
  152. if (info->out_height == 0)
  153. outh = info->height;
  154. else
  155. outh = info->out_height;
  156. }
  157. if (dw < info->pos_x + outw) {
  158. DSSERR("overlay %d horizontally not inside the display area "
  159. "(%d + %d >= %d)\n",
  160. ovl->id, info->pos_x, outw, dw);
  161. return -EINVAL;
  162. }
  163. if (dh < info->pos_y + outh) {
  164. DSSERR("overlay %d vertically not inside the display area "
  165. "(%d + %d >= %d)\n",
  166. ovl->id, info->pos_y, outh, dh);
  167. return -EINVAL;
  168. }
  169. return 0;
  170. }
  171. static int dss_mgr_check_zorder(struct omap_overlay_manager *mgr,
  172. struct omap_overlay_info **overlay_infos)
  173. {
  174. struct omap_overlay *ovl1, *ovl2;
  175. struct ovl_priv_data *op1, *op2;
  176. struct omap_overlay_info *info1, *info2;
  177. list_for_each_entry(ovl1, &mgr->overlays, list) {
  178. op1 = get_ovl_priv(ovl1);
  179. info1 = overlay_infos[ovl1->id];
  180. if (info1 == NULL)
  181. continue;
  182. list_for_each_entry(ovl2, &mgr->overlays, list) {
  183. if (ovl1 == ovl2)
  184. continue;
  185. op2 = get_ovl_priv(ovl2);
  186. info2 = overlay_infos[ovl2->id];
  187. if (info2 == NULL)
  188. continue;
  189. if (info1->zorder == info2->zorder) {
  190. DSSERR("overlays %d and %d have the same "
  191. "zorder %d\n",
  192. ovl1->id, ovl2->id, info1->zorder);
  193. return -EINVAL;
  194. }
  195. }
  196. }
  197. return 0;
  198. }
  199. static int dss_mgr_check(struct omap_overlay_manager *mgr,
  200. struct omap_dss_device *dssdev,
  201. struct omap_overlay_manager_info *info,
  202. struct omap_overlay_info **overlay_infos)
  203. {
  204. struct omap_overlay *ovl;
  205. int r;
  206. if (dss_has_feature(FEAT_ALPHA_FREE_ZORDER)) {
  207. r = dss_mgr_check_zorder(mgr, overlay_infos);
  208. if (r)
  209. return r;
  210. }
  211. list_for_each_entry(ovl, &mgr->overlays, list) {
  212. struct omap_overlay_info *oi;
  213. int r;
  214. oi = overlay_infos[ovl->id];
  215. if (oi == NULL)
  216. continue;
  217. r = dss_ovl_check(ovl, oi, dssdev);
  218. if (r)
  219. return r;
  220. }
  221. return 0;
  222. }
  223. static int dss_check_settings_low(struct omap_overlay_manager *mgr,
  224. struct omap_dss_device *dssdev, bool applying)
  225. {
  226. struct omap_overlay_info *oi;
  227. struct omap_overlay_manager_info *mi;
  228. struct omap_overlay *ovl;
  229. struct omap_overlay_info *ois[MAX_DSS_OVERLAYS];
  230. struct ovl_priv_data *op;
  231. struct mgr_priv_data *mp;
  232. mp = get_mgr_priv(mgr);
  233. if (applying && mp->user_info_dirty)
  234. mi = &mp->user_info;
  235. else
  236. mi = &mp->info;
  237. /* collect the infos to be tested into the array */
  238. list_for_each_entry(ovl, &mgr->overlays, list) {
  239. op = get_ovl_priv(ovl);
  240. if (!op->enabled)
  241. oi = NULL;
  242. else if (applying && op->user_info_dirty)
  243. oi = &op->user_info;
  244. else
  245. oi = &op->info;
  246. ois[ovl->id] = oi;
  247. }
  248. return dss_mgr_check(mgr, dssdev, mi, ois);
  249. }
  250. /*
  251. * check manager and overlay settings using overlay_info from data->info
  252. */
  253. static int dss_check_settings(struct omap_overlay_manager *mgr,
  254. struct omap_dss_device *dssdev)
  255. {
  256. return dss_check_settings_low(mgr, dssdev, false);
  257. }
  258. /*
  259. * check manager and overlay settings using overlay_info from ovl->info if
  260. * dirty and from data->info otherwise
  261. */
  262. static int dss_check_settings_apply(struct omap_overlay_manager *mgr,
  263. struct omap_dss_device *dssdev)
  264. {
  265. return dss_check_settings_low(mgr, dssdev, true);
  266. }
  267. static bool need_isr(void)
  268. {
  269. const int num_mgrs = dss_feat_get_num_mgrs();
  270. int i;
  271. for (i = 0; i < num_mgrs; ++i) {
  272. struct omap_overlay_manager *mgr;
  273. struct mgr_priv_data *mp;
  274. struct omap_overlay *ovl;
  275. mgr = omap_dss_get_overlay_manager(i);
  276. mp = get_mgr_priv(mgr);
  277. if (!mp->enabled)
  278. continue;
  279. if (mgr_manual_update(mgr)) {
  280. /* to catch FRAMEDONE */
  281. if (mp->updating)
  282. return true;
  283. } else {
  284. /* to catch GO bit going down */
  285. if (mp->busy)
  286. return true;
  287. /* to write new values to registers */
  288. if (mp->info_dirty)
  289. return true;
  290. list_for_each_entry(ovl, &mgr->overlays, list) {
  291. struct ovl_priv_data *op;
  292. op = get_ovl_priv(ovl);
  293. if (!op->enabled)
  294. continue;
  295. /* to write new values to registers */
  296. if (op->info_dirty || op->extra_info_dirty)
  297. return true;
  298. }
  299. }
  300. }
  301. return false;
  302. }
  303. static bool need_go(struct omap_overlay_manager *mgr)
  304. {
  305. struct omap_overlay *ovl;
  306. struct mgr_priv_data *mp;
  307. struct ovl_priv_data *op;
  308. mp = get_mgr_priv(mgr);
  309. if (mp->shadow_info_dirty)
  310. return true;
  311. list_for_each_entry(ovl, &mgr->overlays, list) {
  312. op = get_ovl_priv(ovl);
  313. if (op->shadow_info_dirty || op->shadow_extra_info_dirty)
  314. return true;
  315. }
  316. return false;
  317. }
  318. /* returns true if an extra_info field is currently being updated */
  319. static bool extra_info_update_ongoing(void)
  320. {
  321. const int num_ovls = omap_dss_get_num_overlays();
  322. struct ovl_priv_data *op;
  323. struct omap_overlay *ovl;
  324. struct mgr_priv_data *mp;
  325. int i;
  326. bool eid;
  327. for (i = 0; i < num_ovls; ++i) {
  328. ovl = omap_dss_get_overlay(i);
  329. op = get_ovl_priv(ovl);
  330. if (!op->enabled)
  331. continue;
  332. mp = get_mgr_priv(ovl->manager);
  333. if (!mp->enabled)
  334. continue;
  335. eid = op->extra_info_dirty || op->shadow_extra_info_dirty;
  336. if (!eid)
  337. continue;
  338. if (ovl_manual_update(ovl) && !mp->updating)
  339. continue;
  340. return true;
  341. }
  342. return false;
  343. }
  344. /* wait until no extra_info updates are pending */
  345. static void wait_pending_extra_info_updates(void)
  346. {
  347. bool updating;
  348. unsigned long flags;
  349. unsigned long t;
  350. spin_lock_irqsave(&data_lock, flags);
  351. updating = extra_info_update_ongoing();
  352. if (!updating) {
  353. spin_unlock_irqrestore(&data_lock, flags);
  354. return;
  355. }
  356. init_completion(&extra_updated_completion);
  357. spin_unlock_irqrestore(&data_lock, flags);
  358. t = msecs_to_jiffies(500);
  359. wait_for_completion_timeout(&extra_updated_completion, t);
  360. updating = extra_info_update_ongoing();
  361. WARN_ON(updating);
  362. }
  363. int dss_mgr_wait_for_go(struct omap_overlay_manager *mgr)
  364. {
  365. unsigned long timeout = msecs_to_jiffies(500);
  366. struct mgr_priv_data *mp;
  367. u32 irq;
  368. int r;
  369. int i;
  370. struct omap_dss_device *dssdev = mgr->device;
  371. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  372. return 0;
  373. if (mgr_manual_update(mgr))
  374. return 0;
  375. irq = dispc_mgr_get_vsync_irq(mgr->id);
  376. mp = get_mgr_priv(mgr);
  377. i = 0;
  378. while (1) {
  379. unsigned long flags;
  380. bool shadow_dirty, dirty;
  381. spin_lock_irqsave(&data_lock, flags);
  382. dirty = mp->info_dirty;
  383. shadow_dirty = mp->shadow_info_dirty;
  384. spin_unlock_irqrestore(&data_lock, flags);
  385. if (!dirty && !shadow_dirty) {
  386. r = 0;
  387. break;
  388. }
  389. /* 4 iterations is the worst case:
  390. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  391. * 2 - first VSYNC, dirty = true
  392. * 3 - dirty = false, shadow_dirty = true
  393. * 4 - shadow_dirty = false */
  394. if (i++ == 3) {
  395. DSSERR("mgr(%d)->wait_for_go() not finishing\n",
  396. mgr->id);
  397. r = 0;
  398. break;
  399. }
  400. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  401. if (r == -ERESTARTSYS)
  402. break;
  403. if (r) {
  404. DSSERR("mgr(%d)->wait_for_go() timeout\n", mgr->id);
  405. break;
  406. }
  407. }
  408. return r;
  409. }
  410. int dss_mgr_wait_for_go_ovl(struct omap_overlay *ovl)
  411. {
  412. unsigned long timeout = msecs_to_jiffies(500);
  413. struct ovl_priv_data *op;
  414. struct omap_dss_device *dssdev;
  415. u32 irq;
  416. int r;
  417. int i;
  418. if (!ovl->manager)
  419. return 0;
  420. dssdev = ovl->manager->device;
  421. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  422. return 0;
  423. if (ovl_manual_update(ovl))
  424. return 0;
  425. irq = dispc_mgr_get_vsync_irq(ovl->manager->id);
  426. op = get_ovl_priv(ovl);
  427. i = 0;
  428. while (1) {
  429. unsigned long flags;
  430. bool shadow_dirty, dirty;
  431. spin_lock_irqsave(&data_lock, flags);
  432. dirty = op->info_dirty;
  433. shadow_dirty = op->shadow_info_dirty;
  434. spin_unlock_irqrestore(&data_lock, flags);
  435. if (!dirty && !shadow_dirty) {
  436. r = 0;
  437. break;
  438. }
  439. /* 4 iterations is the worst case:
  440. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  441. * 2 - first VSYNC, dirty = true
  442. * 3 - dirty = false, shadow_dirty = true
  443. * 4 - shadow_dirty = false */
  444. if (i++ == 3) {
  445. DSSERR("ovl(%d)->wait_for_go() not finishing\n",
  446. ovl->id);
  447. r = 0;
  448. break;
  449. }
  450. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  451. if (r == -ERESTARTSYS)
  452. break;
  453. if (r) {
  454. DSSERR("ovl(%d)->wait_for_go() timeout\n", ovl->id);
  455. break;
  456. }
  457. }
  458. return r;
  459. }
  460. static void dss_ovl_write_regs(struct omap_overlay *ovl)
  461. {
  462. struct ovl_priv_data *op = get_ovl_priv(ovl);
  463. struct omap_overlay_info *oi;
  464. bool ilace, replication;
  465. struct mgr_priv_data *mp;
  466. int r;
  467. DSSDBGF("%d", ovl->id);
  468. if (!op->enabled || !op->info_dirty)
  469. return;
  470. oi = &op->info;
  471. replication = dss_use_replication(ovl->manager->device, oi->color_mode);
  472. ilace = ovl->manager->device->type == OMAP_DISPLAY_TYPE_VENC;
  473. r = dispc_ovl_setup(ovl->id, oi, ilace, replication);
  474. if (r) {
  475. /*
  476. * We can't do much here, as this function can be called from
  477. * vsync interrupt.
  478. */
  479. DSSERR("dispc_ovl_setup failed for ovl %d\n", ovl->id);
  480. /* This will leave fifo configurations in a nonoptimal state */
  481. op->enabled = false;
  482. dispc_ovl_enable(ovl->id, false);
  483. return;
  484. }
  485. mp = get_mgr_priv(ovl->manager);
  486. op->info_dirty = false;
  487. if (mp->updating)
  488. op->shadow_info_dirty = true;
  489. }
  490. static void dss_ovl_write_regs_extra(struct omap_overlay *ovl)
  491. {
  492. struct ovl_priv_data *op = get_ovl_priv(ovl);
  493. struct mgr_priv_data *mp;
  494. DSSDBGF("%d", ovl->id);
  495. if (!op->extra_info_dirty)
  496. return;
  497. /* note: write also when op->enabled == false, so that the ovl gets
  498. * disabled */
  499. dispc_ovl_enable(ovl->id, op->enabled);
  500. dispc_ovl_set_channel_out(ovl->id, op->channel);
  501. dispc_ovl_set_fifo_threshold(ovl->id, op->fifo_low, op->fifo_high);
  502. mp = get_mgr_priv(ovl->manager);
  503. op->extra_info_dirty = false;
  504. if (mp->updating)
  505. op->shadow_extra_info_dirty = true;
  506. }
  507. static void dss_mgr_write_regs(struct omap_overlay_manager *mgr)
  508. {
  509. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  510. struct omap_overlay *ovl;
  511. DSSDBGF("%d", mgr->id);
  512. if (!mp->enabled)
  513. return;
  514. WARN_ON(mp->busy);
  515. /* Commit overlay settings */
  516. list_for_each_entry(ovl, &mgr->overlays, list) {
  517. dss_ovl_write_regs(ovl);
  518. dss_ovl_write_regs_extra(ovl);
  519. }
  520. if (mp->info_dirty) {
  521. dispc_mgr_setup(mgr->id, &mp->info);
  522. mp->info_dirty = false;
  523. if (mp->updating)
  524. mp->shadow_info_dirty = true;
  525. }
  526. }
  527. static void dss_write_regs(void)
  528. {
  529. const int num_mgrs = omap_dss_get_num_overlay_managers();
  530. int i;
  531. for (i = 0; i < num_mgrs; ++i) {
  532. struct omap_overlay_manager *mgr;
  533. struct mgr_priv_data *mp;
  534. int r;
  535. mgr = omap_dss_get_overlay_manager(i);
  536. mp = get_mgr_priv(mgr);
  537. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  538. continue;
  539. r = dss_check_settings(mgr, mgr->device);
  540. if (r) {
  541. DSSERR("cannot write registers for manager %s: "
  542. "illegal configuration\n", mgr->name);
  543. continue;
  544. }
  545. dss_mgr_write_regs(mgr);
  546. if (need_go(mgr)) {
  547. mp->busy = true;
  548. if (!dss_data.irq_enabled && need_isr())
  549. dss_register_vsync_isr();
  550. dispc_mgr_go(mgr->id);
  551. }
  552. }
  553. }
  554. void dss_mgr_start_update(struct omap_overlay_manager *mgr)
  555. {
  556. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  557. unsigned long flags;
  558. int r;
  559. spin_lock_irqsave(&data_lock, flags);
  560. WARN_ON(mp->updating);
  561. r = dss_check_settings(mgr, mgr->device);
  562. if (r) {
  563. DSSERR("cannot start manual update: illegal configuration\n");
  564. spin_unlock_irqrestore(&data_lock, flags);
  565. return;
  566. }
  567. dss_mgr_write_regs(mgr);
  568. mp->updating = true;
  569. if (!dss_data.irq_enabled && need_isr())
  570. dss_register_vsync_isr();
  571. dispc_mgr_enable(mgr->id, true);
  572. spin_unlock_irqrestore(&data_lock, flags);
  573. }
  574. static void dss_apply_irq_handler(void *data, u32 mask);
  575. static void dss_register_vsync_isr(void)
  576. {
  577. const int num_mgrs = dss_feat_get_num_mgrs();
  578. u32 mask;
  579. int r, i;
  580. mask = 0;
  581. for (i = 0; i < num_mgrs; ++i)
  582. mask |= dispc_mgr_get_vsync_irq(i);
  583. for (i = 0; i < num_mgrs; ++i)
  584. mask |= dispc_mgr_get_framedone_irq(i);
  585. r = omap_dispc_register_isr(dss_apply_irq_handler, NULL, mask);
  586. WARN_ON(r);
  587. dss_data.irq_enabled = true;
  588. }
  589. static void dss_unregister_vsync_isr(void)
  590. {
  591. const int num_mgrs = dss_feat_get_num_mgrs();
  592. u32 mask;
  593. int r, i;
  594. mask = 0;
  595. for (i = 0; i < num_mgrs; ++i)
  596. mask |= dispc_mgr_get_vsync_irq(i);
  597. for (i = 0; i < num_mgrs; ++i)
  598. mask |= dispc_mgr_get_framedone_irq(i);
  599. r = omap_dispc_unregister_isr(dss_apply_irq_handler, NULL, mask);
  600. WARN_ON(r);
  601. dss_data.irq_enabled = false;
  602. }
  603. static void mgr_clear_shadow_dirty(struct omap_overlay_manager *mgr)
  604. {
  605. struct omap_overlay *ovl;
  606. struct mgr_priv_data *mp;
  607. struct ovl_priv_data *op;
  608. mp = get_mgr_priv(mgr);
  609. mp->shadow_info_dirty = false;
  610. list_for_each_entry(ovl, &mgr->overlays, list) {
  611. op = get_ovl_priv(ovl);
  612. op->shadow_info_dirty = false;
  613. op->shadow_extra_info_dirty = false;
  614. }
  615. }
  616. static void dss_apply_irq_handler(void *data, u32 mask)
  617. {
  618. const int num_mgrs = dss_feat_get_num_mgrs();
  619. int i;
  620. bool extra_updating;
  621. spin_lock(&data_lock);
  622. /* clear busy, updating flags, shadow_dirty flags */
  623. for (i = 0; i < num_mgrs; i++) {
  624. struct omap_overlay_manager *mgr;
  625. struct mgr_priv_data *mp;
  626. mgr = omap_dss_get_overlay_manager(i);
  627. mp = get_mgr_priv(mgr);
  628. if (!mp->enabled)
  629. continue;
  630. mp->updating = dispc_mgr_is_enabled(i);
  631. if (!mgr_manual_update(mgr)) {
  632. mp->busy = dispc_mgr_go_busy(i);
  633. if (!mp->busy)
  634. mgr_clear_shadow_dirty(mgr);
  635. } else {
  636. if (!mp->updating)
  637. mgr_clear_shadow_dirty(mgr);
  638. }
  639. }
  640. dss_write_regs();
  641. extra_updating = extra_info_update_ongoing();
  642. if (!extra_updating)
  643. complete_all(&extra_updated_completion);
  644. if (!need_isr())
  645. dss_unregister_vsync_isr();
  646. spin_unlock(&data_lock);
  647. }
  648. static void omap_dss_mgr_apply_ovl(struct omap_overlay *ovl)
  649. {
  650. struct ovl_priv_data *op;
  651. op = get_ovl_priv(ovl);
  652. if (!op->user_info_dirty)
  653. return;
  654. op->user_info_dirty = false;
  655. op->info_dirty = true;
  656. op->info = op->user_info;
  657. }
  658. static void omap_dss_mgr_apply_mgr(struct omap_overlay_manager *mgr)
  659. {
  660. struct mgr_priv_data *mp;
  661. mp = get_mgr_priv(mgr);
  662. if (!mp->user_info_dirty)
  663. return;
  664. mp->user_info_dirty = false;
  665. mp->info_dirty = true;
  666. mp->info = mp->user_info;
  667. }
  668. int omap_dss_mgr_apply(struct omap_overlay_manager *mgr)
  669. {
  670. unsigned long flags;
  671. struct omap_overlay *ovl;
  672. int r;
  673. DSSDBG("omap_dss_mgr_apply(%s)\n", mgr->name);
  674. spin_lock_irqsave(&data_lock, flags);
  675. r = dss_check_settings_apply(mgr, mgr->device);
  676. if (r) {
  677. spin_unlock_irqrestore(&data_lock, flags);
  678. DSSERR("failed to apply settings: illegal configuration.\n");
  679. return r;
  680. }
  681. /* Configure overlays */
  682. list_for_each_entry(ovl, &mgr->overlays, list)
  683. omap_dss_mgr_apply_ovl(ovl);
  684. /* Configure manager */
  685. omap_dss_mgr_apply_mgr(mgr);
  686. dss_write_regs();
  687. spin_unlock_irqrestore(&data_lock, flags);
  688. return 0;
  689. }
  690. static void dss_apply_ovl_enable(struct omap_overlay *ovl, bool enable)
  691. {
  692. struct ovl_priv_data *op;
  693. op = get_ovl_priv(ovl);
  694. if (op->enabled == enable)
  695. return;
  696. op->enabled = enable;
  697. op->extra_info_dirty = true;
  698. }
  699. static void dss_ovl_setup_fifo(struct omap_overlay *ovl)
  700. {
  701. struct ovl_priv_data *op = get_ovl_priv(ovl);
  702. struct omap_dss_device *dssdev;
  703. u32 size, burst_size;
  704. u32 fifo_low, fifo_high;
  705. dssdev = ovl->manager->device;
  706. size = dispc_ovl_get_fifo_size(ovl->id);
  707. burst_size = dispc_ovl_get_burst_size(ovl->id);
  708. switch (dssdev->type) {
  709. case OMAP_DISPLAY_TYPE_DPI:
  710. case OMAP_DISPLAY_TYPE_DBI:
  711. case OMAP_DISPLAY_TYPE_SDI:
  712. case OMAP_DISPLAY_TYPE_VENC:
  713. case OMAP_DISPLAY_TYPE_HDMI:
  714. default_get_overlay_fifo_thresholds(ovl->id, size,
  715. burst_size, &fifo_low, &fifo_high);
  716. break;
  717. #ifdef CONFIG_OMAP2_DSS_DSI
  718. case OMAP_DISPLAY_TYPE_DSI:
  719. dsi_get_overlay_fifo_thresholds(ovl->id, size,
  720. burst_size, &fifo_low, &fifo_high);
  721. break;
  722. #endif
  723. default:
  724. BUG();
  725. }
  726. op->fifo_low = fifo_low;
  727. op->fifo_high = fifo_high;
  728. op->extra_info_dirty = true;
  729. }
  730. static void dss_mgr_setup_fifos(struct omap_overlay_manager *mgr)
  731. {
  732. struct omap_overlay *ovl;
  733. struct ovl_priv_data *op;
  734. struct mgr_priv_data *mp;
  735. mp = get_mgr_priv(mgr);
  736. if (!mp->enabled)
  737. return;
  738. list_for_each_entry(ovl, &mgr->overlays, list) {
  739. op = get_ovl_priv(ovl);
  740. if (!op->enabled)
  741. continue;
  742. dss_ovl_setup_fifo(ovl);
  743. }
  744. }
  745. void dss_mgr_enable(struct omap_overlay_manager *mgr)
  746. {
  747. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  748. unsigned long flags;
  749. int r;
  750. mutex_lock(&apply_lock);
  751. if (mp->enabled)
  752. goto out;
  753. spin_lock_irqsave(&data_lock, flags);
  754. mp->enabled = true;
  755. r = dss_check_settings(mgr, mgr->device);
  756. mp->enabled = false;
  757. if (r) {
  758. DSSERR("failed to enable manager %d: check_settings failed\n",
  759. mgr->id);
  760. spin_unlock_irqrestore(&data_lock, flags);
  761. goto out;
  762. }
  763. mp->enabled = true;
  764. dss_mgr_setup_fifos(mgr);
  765. dss_write_regs();
  766. if (!mgr_manual_update(mgr))
  767. mp->updating = true;
  768. spin_unlock_irqrestore(&data_lock, flags);
  769. if (!mgr_manual_update(mgr))
  770. dispc_mgr_enable(mgr->id, true);
  771. out:
  772. mutex_unlock(&apply_lock);
  773. }
  774. void dss_mgr_disable(struct omap_overlay_manager *mgr)
  775. {
  776. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  777. unsigned long flags;
  778. mutex_lock(&apply_lock);
  779. if (!mp->enabled)
  780. goto out;
  781. if (!mgr_manual_update(mgr))
  782. dispc_mgr_enable(mgr->id, false);
  783. spin_lock_irqsave(&data_lock, flags);
  784. mp->updating = false;
  785. mp->enabled = false;
  786. spin_unlock_irqrestore(&data_lock, flags);
  787. out:
  788. mutex_unlock(&apply_lock);
  789. }
  790. static int dss_mgr_simple_check(struct omap_overlay_manager *mgr,
  791. const struct omap_overlay_manager_info *info)
  792. {
  793. if (dss_has_feature(FEAT_ALPHA_FIXED_ZORDER)) {
  794. /*
  795. * OMAP3 supports only graphics source transparency color key
  796. * and alpha blending simultaneously. See TRM 15.4.2.4.2.2
  797. * Alpha Mode.
  798. */
  799. if (info->partial_alpha_enabled && info->trans_enabled
  800. && info->trans_key_type != OMAP_DSS_COLOR_KEY_GFX_DST) {
  801. DSSERR("check_manager: illegal transparency key\n");
  802. return -EINVAL;
  803. }
  804. }
  805. return 0;
  806. }
  807. int dss_mgr_set_info(struct omap_overlay_manager *mgr,
  808. struct omap_overlay_manager_info *info)
  809. {
  810. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  811. unsigned long flags;
  812. int r;
  813. r = dss_mgr_simple_check(mgr, info);
  814. if (r)
  815. return r;
  816. spin_lock_irqsave(&data_lock, flags);
  817. mp->user_info = *info;
  818. mp->user_info_dirty = true;
  819. spin_unlock_irqrestore(&data_lock, flags);
  820. return 0;
  821. }
  822. void dss_mgr_get_info(struct omap_overlay_manager *mgr,
  823. struct omap_overlay_manager_info *info)
  824. {
  825. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  826. unsigned long flags;
  827. spin_lock_irqsave(&data_lock, flags);
  828. *info = mp->user_info;
  829. spin_unlock_irqrestore(&data_lock, flags);
  830. }
  831. int dss_mgr_set_device(struct omap_overlay_manager *mgr,
  832. struct omap_dss_device *dssdev)
  833. {
  834. int r;
  835. mutex_lock(&apply_lock);
  836. if (dssdev->manager) {
  837. DSSERR("display '%s' already has a manager '%s'\n",
  838. dssdev->name, dssdev->manager->name);
  839. r = -EINVAL;
  840. goto err;
  841. }
  842. if ((mgr->supported_displays & dssdev->type) == 0) {
  843. DSSERR("display '%s' does not support manager '%s'\n",
  844. dssdev->name, mgr->name);
  845. r = -EINVAL;
  846. goto err;
  847. }
  848. dssdev->manager = mgr;
  849. mgr->device = dssdev;
  850. mutex_unlock(&apply_lock);
  851. return 0;
  852. err:
  853. mutex_unlock(&apply_lock);
  854. return r;
  855. }
  856. int dss_mgr_unset_device(struct omap_overlay_manager *mgr)
  857. {
  858. int r;
  859. mutex_lock(&apply_lock);
  860. if (!mgr->device) {
  861. DSSERR("failed to unset display, display not set.\n");
  862. r = -EINVAL;
  863. goto err;
  864. }
  865. /*
  866. * Don't allow currently enabled displays to have the overlay manager
  867. * pulled out from underneath them
  868. */
  869. if (mgr->device->state != OMAP_DSS_DISPLAY_DISABLED) {
  870. r = -EINVAL;
  871. goto err;
  872. }
  873. mgr->device->manager = NULL;
  874. mgr->device = NULL;
  875. mutex_unlock(&apply_lock);
  876. return 0;
  877. err:
  878. mutex_unlock(&apply_lock);
  879. return r;
  880. }
  881. static int dss_ovl_simple_check(struct omap_overlay *ovl,
  882. const struct omap_overlay_info *info)
  883. {
  884. if (info->paddr == 0) {
  885. DSSERR("check_overlay: paddr cannot be 0\n");
  886. return -EINVAL;
  887. }
  888. if ((ovl->caps & OMAP_DSS_OVL_CAP_SCALE) == 0) {
  889. if (info->out_width != 0 && info->width != info->out_width) {
  890. DSSERR("check_overlay: overlay %d doesn't support "
  891. "scaling\n", ovl->id);
  892. return -EINVAL;
  893. }
  894. if (info->out_height != 0 && info->height != info->out_height) {
  895. DSSERR("check_overlay: overlay %d doesn't support "
  896. "scaling\n", ovl->id);
  897. return -EINVAL;
  898. }
  899. }
  900. if ((ovl->supported_modes & info->color_mode) == 0) {
  901. DSSERR("check_overlay: overlay %d doesn't support mode %d\n",
  902. ovl->id, info->color_mode);
  903. return -EINVAL;
  904. }
  905. if (info->zorder >= omap_dss_get_num_overlays()) {
  906. DSSERR("check_overlay: zorder %d too high\n", info->zorder);
  907. return -EINVAL;
  908. }
  909. return 0;
  910. }
  911. int dss_ovl_set_info(struct omap_overlay *ovl,
  912. struct omap_overlay_info *info)
  913. {
  914. struct ovl_priv_data *op = get_ovl_priv(ovl);
  915. unsigned long flags;
  916. int r;
  917. r = dss_ovl_simple_check(ovl, info);
  918. if (r)
  919. return r;
  920. spin_lock_irqsave(&data_lock, flags);
  921. op->user_info = *info;
  922. op->user_info_dirty = true;
  923. spin_unlock_irqrestore(&data_lock, flags);
  924. return 0;
  925. }
  926. void dss_ovl_get_info(struct omap_overlay *ovl,
  927. struct omap_overlay_info *info)
  928. {
  929. struct ovl_priv_data *op = get_ovl_priv(ovl);
  930. unsigned long flags;
  931. spin_lock_irqsave(&data_lock, flags);
  932. *info = op->user_info;
  933. spin_unlock_irqrestore(&data_lock, flags);
  934. }
  935. int dss_ovl_set_manager(struct omap_overlay *ovl,
  936. struct omap_overlay_manager *mgr)
  937. {
  938. struct ovl_priv_data *op = get_ovl_priv(ovl);
  939. unsigned long flags;
  940. int r;
  941. if (!mgr)
  942. return -EINVAL;
  943. mutex_lock(&apply_lock);
  944. if (ovl->manager) {
  945. DSSERR("overlay '%s' already has a manager '%s'\n",
  946. ovl->name, ovl->manager->name);
  947. r = -EINVAL;
  948. goto err;
  949. }
  950. spin_lock_irqsave(&data_lock, flags);
  951. if (op->enabled) {
  952. spin_unlock_irqrestore(&data_lock, flags);
  953. DSSERR("overlay has to be disabled to change the manager\n");
  954. r = -EINVAL;
  955. goto err;
  956. }
  957. op->channel = mgr->id;
  958. op->extra_info_dirty = true;
  959. ovl->manager = mgr;
  960. list_add_tail(&ovl->list, &mgr->overlays);
  961. spin_unlock_irqrestore(&data_lock, flags);
  962. /* XXX: When there is an overlay on a DSI manual update display, and
  963. * the overlay is first disabled, then moved to tv, and enabled, we
  964. * seem to get SYNC_LOST_DIGIT error.
  965. *
  966. * Waiting doesn't seem to help, but updating the manual update display
  967. * after disabling the overlay seems to fix this. This hints that the
  968. * overlay is perhaps somehow tied to the LCD output until the output
  969. * is updated.
  970. *
  971. * Userspace workaround for this is to update the LCD after disabling
  972. * the overlay, but before moving the overlay to TV.
  973. */
  974. mutex_unlock(&apply_lock);
  975. return 0;
  976. err:
  977. mutex_unlock(&apply_lock);
  978. return r;
  979. }
  980. int dss_ovl_unset_manager(struct omap_overlay *ovl)
  981. {
  982. struct ovl_priv_data *op = get_ovl_priv(ovl);
  983. unsigned long flags;
  984. int r;
  985. mutex_lock(&apply_lock);
  986. if (!ovl->manager) {
  987. DSSERR("failed to detach overlay: manager not set\n");
  988. r = -EINVAL;
  989. goto err;
  990. }
  991. spin_lock_irqsave(&data_lock, flags);
  992. if (op->enabled) {
  993. spin_unlock_irqrestore(&data_lock, flags);
  994. DSSERR("overlay has to be disabled to unset the manager\n");
  995. r = -EINVAL;
  996. goto err;
  997. }
  998. op->channel = -1;
  999. ovl->manager = NULL;
  1000. list_del(&ovl->list);
  1001. spin_unlock_irqrestore(&data_lock, flags);
  1002. mutex_unlock(&apply_lock);
  1003. return 0;
  1004. err:
  1005. mutex_unlock(&apply_lock);
  1006. return r;
  1007. }
  1008. bool dss_ovl_is_enabled(struct omap_overlay *ovl)
  1009. {
  1010. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1011. unsigned long flags;
  1012. bool e;
  1013. spin_lock_irqsave(&data_lock, flags);
  1014. e = op->enabled;
  1015. spin_unlock_irqrestore(&data_lock, flags);
  1016. return e;
  1017. }
  1018. int dss_ovl_enable(struct omap_overlay *ovl)
  1019. {
  1020. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1021. unsigned long flags;
  1022. int r;
  1023. mutex_lock(&apply_lock);
  1024. if (op->enabled) {
  1025. r = 0;
  1026. goto err1;
  1027. }
  1028. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1029. r = -EINVAL;
  1030. goto err1;
  1031. }
  1032. spin_lock_irqsave(&data_lock, flags);
  1033. op->enabled = true;
  1034. r = dss_check_settings(ovl->manager, ovl->manager->device);
  1035. op->enabled = false;
  1036. if (r) {
  1037. DSSERR("failed to enable overlay %d: check_settings failed\n",
  1038. ovl->id);
  1039. goto err2;
  1040. }
  1041. dss_apply_ovl_enable(ovl, true);
  1042. dss_ovl_setup_fifo(ovl);
  1043. dss_write_regs();
  1044. spin_unlock_irqrestore(&data_lock, flags);
  1045. mutex_unlock(&apply_lock);
  1046. return 0;
  1047. err2:
  1048. spin_unlock_irqrestore(&data_lock, flags);
  1049. err1:
  1050. mutex_unlock(&apply_lock);
  1051. return r;
  1052. }
  1053. int dss_ovl_disable(struct omap_overlay *ovl)
  1054. {
  1055. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1056. unsigned long flags;
  1057. int r;
  1058. mutex_lock(&apply_lock);
  1059. if (!op->enabled) {
  1060. r = 0;
  1061. goto err;
  1062. }
  1063. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1064. r = -EINVAL;
  1065. goto err;
  1066. }
  1067. spin_lock_irqsave(&data_lock, flags);
  1068. dss_apply_ovl_enable(ovl, false);
  1069. dss_write_regs();
  1070. spin_unlock_irqrestore(&data_lock, flags);
  1071. mutex_unlock(&apply_lock);
  1072. return 0;
  1073. err:
  1074. mutex_unlock(&apply_lock);
  1075. return r;
  1076. }