radeon_mode.h 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632
  1. /*
  2. * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and
  3. * VA Linux Systems Inc., Fremont, California.
  4. * Copyright 2008 Red Hat Inc.
  5. *
  6. * Permission is hereby granted, free of charge, to any person obtaining a
  7. * copy of this software and associated documentation files (the "Software"),
  8. * to deal in the Software without restriction, including without limitation
  9. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  10. * and/or sell copies of the Software, and to permit persons to whom the
  11. * Software is furnished to do so, subject to the following conditions:
  12. *
  13. * The above copyright notice and this permission notice shall be included in
  14. * all copies or substantial portions of the Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  20. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  21. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  22. * OTHER DEALINGS IN THE SOFTWARE.
  23. *
  24. * Original Authors:
  25. * Kevin E. Martin, Rickard E. Faith, Alan Hourihane
  26. *
  27. * Kernel port Author: Dave Airlie
  28. */
  29. #ifndef RADEON_MODE_H
  30. #define RADEON_MODE_H
  31. #include <drm_crtc.h>
  32. #include <drm_mode.h>
  33. #include <drm_edid.h>
  34. #include <drm_dp_helper.h>
  35. #include <drm_fixed.h>
  36. #include <linux/i2c.h>
  37. #include <linux/i2c-id.h>
  38. #include <linux/i2c-algo-bit.h>
  39. struct radeon_bo;
  40. struct radeon_device;
  41. #define to_radeon_crtc(x) container_of(x, struct radeon_crtc, base)
  42. #define to_radeon_connector(x) container_of(x, struct radeon_connector, base)
  43. #define to_radeon_encoder(x) container_of(x, struct radeon_encoder, base)
  44. #define to_radeon_framebuffer(x) container_of(x, struct radeon_framebuffer, base)
  45. enum radeon_rmx_type {
  46. RMX_OFF,
  47. RMX_FULL,
  48. RMX_CENTER,
  49. RMX_ASPECT
  50. };
  51. enum radeon_tv_std {
  52. TV_STD_NTSC,
  53. TV_STD_PAL,
  54. TV_STD_PAL_M,
  55. TV_STD_PAL_60,
  56. TV_STD_NTSC_J,
  57. TV_STD_SCART_PAL,
  58. TV_STD_SECAM,
  59. TV_STD_PAL_CN,
  60. TV_STD_PAL_N,
  61. };
  62. enum radeon_underscan_type {
  63. UNDERSCAN_OFF,
  64. UNDERSCAN_ON,
  65. UNDERSCAN_AUTO,
  66. };
  67. enum radeon_hpd_id {
  68. RADEON_HPD_1 = 0,
  69. RADEON_HPD_2,
  70. RADEON_HPD_3,
  71. RADEON_HPD_4,
  72. RADEON_HPD_5,
  73. RADEON_HPD_6,
  74. RADEON_HPD_NONE = 0xff,
  75. };
  76. #define RADEON_MAX_I2C_BUS 16
  77. /* radeon gpio-based i2c
  78. * 1. "mask" reg and bits
  79. * grabs the gpio pins for software use
  80. * 0=not held 1=held
  81. * 2. "a" reg and bits
  82. * output pin value
  83. * 0=low 1=high
  84. * 3. "en" reg and bits
  85. * sets the pin direction
  86. * 0=input 1=output
  87. * 4. "y" reg and bits
  88. * input pin value
  89. * 0=low 1=high
  90. */
  91. struct radeon_i2c_bus_rec {
  92. bool valid;
  93. /* id used by atom */
  94. uint8_t i2c_id;
  95. /* id used by atom */
  96. enum radeon_hpd_id hpd;
  97. /* can be used with hw i2c engine */
  98. bool hw_capable;
  99. /* uses multi-media i2c engine */
  100. bool mm_i2c;
  101. /* regs and bits */
  102. uint32_t mask_clk_reg;
  103. uint32_t mask_data_reg;
  104. uint32_t a_clk_reg;
  105. uint32_t a_data_reg;
  106. uint32_t en_clk_reg;
  107. uint32_t en_data_reg;
  108. uint32_t y_clk_reg;
  109. uint32_t y_data_reg;
  110. uint32_t mask_clk_mask;
  111. uint32_t mask_data_mask;
  112. uint32_t a_clk_mask;
  113. uint32_t a_data_mask;
  114. uint32_t en_clk_mask;
  115. uint32_t en_data_mask;
  116. uint32_t y_clk_mask;
  117. uint32_t y_data_mask;
  118. };
  119. struct radeon_tmds_pll {
  120. uint32_t freq;
  121. uint32_t value;
  122. };
  123. #define RADEON_MAX_BIOS_CONNECTOR 16
  124. /* pll flags */
  125. #define RADEON_PLL_USE_BIOS_DIVS (1 << 0)
  126. #define RADEON_PLL_NO_ODD_POST_DIV (1 << 1)
  127. #define RADEON_PLL_USE_REF_DIV (1 << 2)
  128. #define RADEON_PLL_LEGACY (1 << 3)
  129. #define RADEON_PLL_PREFER_LOW_REF_DIV (1 << 4)
  130. #define RADEON_PLL_PREFER_HIGH_REF_DIV (1 << 5)
  131. #define RADEON_PLL_PREFER_LOW_FB_DIV (1 << 6)
  132. #define RADEON_PLL_PREFER_HIGH_FB_DIV (1 << 7)
  133. #define RADEON_PLL_PREFER_LOW_POST_DIV (1 << 8)
  134. #define RADEON_PLL_PREFER_HIGH_POST_DIV (1 << 9)
  135. #define RADEON_PLL_USE_FRAC_FB_DIV (1 << 10)
  136. #define RADEON_PLL_PREFER_CLOSEST_LOWER (1 << 11)
  137. #define RADEON_PLL_USE_POST_DIV (1 << 12)
  138. #define RADEON_PLL_IS_LCD (1 << 13)
  139. /* pll algo */
  140. enum radeon_pll_algo {
  141. PLL_ALGO_LEGACY,
  142. PLL_ALGO_NEW
  143. };
  144. struct radeon_pll {
  145. /* reference frequency */
  146. uint32_t reference_freq;
  147. /* fixed dividers */
  148. uint32_t reference_div;
  149. uint32_t post_div;
  150. /* pll in/out limits */
  151. uint32_t pll_in_min;
  152. uint32_t pll_in_max;
  153. uint32_t pll_out_min;
  154. uint32_t pll_out_max;
  155. uint32_t lcd_pll_out_min;
  156. uint32_t lcd_pll_out_max;
  157. uint32_t best_vco;
  158. /* divider limits */
  159. uint32_t min_ref_div;
  160. uint32_t max_ref_div;
  161. uint32_t min_post_div;
  162. uint32_t max_post_div;
  163. uint32_t min_feedback_div;
  164. uint32_t max_feedback_div;
  165. uint32_t min_frac_feedback_div;
  166. uint32_t max_frac_feedback_div;
  167. /* flags for the current clock */
  168. uint32_t flags;
  169. /* pll id */
  170. uint32_t id;
  171. /* pll algo */
  172. enum radeon_pll_algo algo;
  173. };
  174. struct radeon_i2c_chan {
  175. struct i2c_adapter adapter;
  176. struct drm_device *dev;
  177. union {
  178. struct i2c_algo_bit_data bit;
  179. struct i2c_algo_dp_aux_data dp;
  180. } algo;
  181. struct radeon_i2c_bus_rec rec;
  182. };
  183. /* mostly for macs, but really any system without connector tables */
  184. enum radeon_connector_table {
  185. CT_NONE,
  186. CT_GENERIC,
  187. CT_IBOOK,
  188. CT_POWERBOOK_EXTERNAL,
  189. CT_POWERBOOK_INTERNAL,
  190. CT_POWERBOOK_VGA,
  191. CT_MINI_EXTERNAL,
  192. CT_MINI_INTERNAL,
  193. CT_IMAC_G5_ISIGHT,
  194. CT_EMAC,
  195. CT_RN50_POWER,
  196. };
  197. enum radeon_dvo_chip {
  198. DVO_SIL164,
  199. DVO_SIL1178,
  200. };
  201. struct radeon_fbdev;
  202. struct radeon_mode_info {
  203. struct atom_context *atom_context;
  204. struct card_info *atom_card_info;
  205. enum radeon_connector_table connector_table;
  206. bool mode_config_initialized;
  207. struct radeon_crtc *crtcs[6];
  208. /* DVI-I properties */
  209. struct drm_property *coherent_mode_property;
  210. /* DAC enable load detect */
  211. struct drm_property *load_detect_property;
  212. /* TV standard */
  213. struct drm_property *tv_std_property;
  214. /* legacy TMDS PLL detect */
  215. struct drm_property *tmds_pll_property;
  216. /* underscan */
  217. struct drm_property *underscan_property;
  218. /* hardcoded DFP edid from BIOS */
  219. struct edid *bios_hardcoded_edid;
  220. /* pointer to fbdev info structure */
  221. struct radeon_fbdev *rfbdev;
  222. };
  223. #define MAX_H_CODE_TIMING_LEN 32
  224. #define MAX_V_CODE_TIMING_LEN 32
  225. /* need to store these as reading
  226. back code tables is excessive */
  227. struct radeon_tv_regs {
  228. uint32_t tv_uv_adr;
  229. uint32_t timing_cntl;
  230. uint32_t hrestart;
  231. uint32_t vrestart;
  232. uint32_t frestart;
  233. uint16_t h_code_timing[MAX_H_CODE_TIMING_LEN];
  234. uint16_t v_code_timing[MAX_V_CODE_TIMING_LEN];
  235. };
  236. struct radeon_crtc {
  237. struct drm_crtc base;
  238. int crtc_id;
  239. u16 lut_r[256], lut_g[256], lut_b[256];
  240. bool enabled;
  241. bool can_tile;
  242. uint32_t crtc_offset;
  243. struct drm_gem_object *cursor_bo;
  244. uint64_t cursor_addr;
  245. int cursor_width;
  246. int cursor_height;
  247. uint32_t legacy_display_base_addr;
  248. uint32_t legacy_cursor_offset;
  249. enum radeon_rmx_type rmx_type;
  250. u8 h_border;
  251. u8 v_border;
  252. fixed20_12 vsc;
  253. fixed20_12 hsc;
  254. struct drm_display_mode native_mode;
  255. int pll_id;
  256. };
  257. struct radeon_encoder_primary_dac {
  258. /* legacy primary dac */
  259. uint32_t ps2_pdac_adj;
  260. };
  261. struct radeon_encoder_lvds {
  262. /* legacy lvds */
  263. uint16_t panel_vcc_delay;
  264. uint8_t panel_pwr_delay;
  265. uint8_t panel_digon_delay;
  266. uint8_t panel_blon_delay;
  267. uint16_t panel_ref_divider;
  268. uint8_t panel_post_divider;
  269. uint16_t panel_fb_divider;
  270. bool use_bios_dividers;
  271. uint32_t lvds_gen_cntl;
  272. /* panel mode */
  273. struct drm_display_mode native_mode;
  274. };
  275. struct radeon_encoder_tv_dac {
  276. /* legacy tv dac */
  277. uint32_t ps2_tvdac_adj;
  278. uint32_t ntsc_tvdac_adj;
  279. uint32_t pal_tvdac_adj;
  280. int h_pos;
  281. int v_pos;
  282. int h_size;
  283. int supported_tv_stds;
  284. bool tv_on;
  285. enum radeon_tv_std tv_std;
  286. struct radeon_tv_regs tv;
  287. };
  288. struct radeon_encoder_int_tmds {
  289. /* legacy int tmds */
  290. struct radeon_tmds_pll tmds_pll[4];
  291. };
  292. struct radeon_encoder_ext_tmds {
  293. /* tmds over dvo */
  294. struct radeon_i2c_chan *i2c_bus;
  295. uint8_t slave_addr;
  296. enum radeon_dvo_chip dvo_chip;
  297. };
  298. /* spread spectrum */
  299. struct radeon_atom_ss {
  300. uint16_t percentage;
  301. uint8_t type;
  302. uint8_t step;
  303. uint8_t delay;
  304. uint8_t range;
  305. uint8_t refdiv;
  306. };
  307. struct radeon_encoder_atom_dig {
  308. bool linkb;
  309. /* atom dig */
  310. bool coherent_mode;
  311. int dig_encoder; /* -1 disabled, 0 DIGA, 1 DIGB */
  312. /* atom lvds */
  313. uint32_t lvds_misc;
  314. uint16_t panel_pwr_delay;
  315. enum radeon_pll_algo pll_algo;
  316. struct radeon_atom_ss *ss;
  317. /* panel mode */
  318. struct drm_display_mode native_mode;
  319. };
  320. struct radeon_encoder_atom_dac {
  321. enum radeon_tv_std tv_std;
  322. };
  323. struct radeon_encoder {
  324. struct drm_encoder base;
  325. uint32_t encoder_enum;
  326. uint32_t encoder_id;
  327. uint32_t devices;
  328. uint32_t active_device;
  329. uint32_t flags;
  330. uint32_t pixel_clock;
  331. enum radeon_rmx_type rmx_type;
  332. enum radeon_underscan_type underscan_type;
  333. struct drm_display_mode native_mode;
  334. void *enc_priv;
  335. int audio_polling_active;
  336. int hdmi_offset;
  337. int hdmi_config_offset;
  338. int hdmi_audio_workaround;
  339. int hdmi_buffer_status;
  340. };
  341. struct radeon_connector_atom_dig {
  342. uint32_t igp_lane_info;
  343. /* displayport */
  344. struct radeon_i2c_chan *dp_i2c_bus;
  345. u8 dpcd[8];
  346. u8 dp_sink_type;
  347. int dp_clock;
  348. int dp_lane_count;
  349. };
  350. struct radeon_gpio_rec {
  351. bool valid;
  352. u8 id;
  353. u32 reg;
  354. u32 mask;
  355. };
  356. struct radeon_hpd {
  357. enum radeon_hpd_id hpd;
  358. u8 plugged_state;
  359. struct radeon_gpio_rec gpio;
  360. };
  361. struct radeon_router {
  362. bool valid;
  363. u32 router_id;
  364. struct radeon_i2c_bus_rec i2c_info;
  365. u8 i2c_addr;
  366. u8 mux_type;
  367. u8 mux_control_pin;
  368. u8 mux_state;
  369. };
  370. struct radeon_connector {
  371. struct drm_connector base;
  372. uint32_t connector_id;
  373. uint32_t devices;
  374. struct radeon_i2c_chan *ddc_bus;
  375. /* some systems have an hdmi and vga port with a shared ddc line */
  376. bool shared_ddc;
  377. bool use_digital;
  378. /* we need to mind the EDID between detect
  379. and get modes due to analog/digital/tvencoder */
  380. struct edid *edid;
  381. void *con_priv;
  382. bool dac_load_detect;
  383. uint16_t connector_object_id;
  384. struct radeon_hpd hpd;
  385. struct radeon_router router;
  386. struct radeon_i2c_chan *router_bus;
  387. };
  388. struct radeon_framebuffer {
  389. struct drm_framebuffer base;
  390. struct drm_gem_object *obj;
  391. };
  392. extern enum radeon_tv_std
  393. radeon_combios_get_tv_info(struct radeon_device *rdev);
  394. extern enum radeon_tv_std
  395. radeon_atombios_get_tv_info(struct radeon_device *rdev);
  396. extern struct drm_connector *
  397. radeon_get_connector_for_encoder(struct drm_encoder *encoder);
  398. extern void radeon_connector_hotplug(struct drm_connector *connector);
  399. extern bool radeon_dp_needs_link_train(struct radeon_connector *radeon_connector);
  400. extern int radeon_dp_mode_valid_helper(struct radeon_connector *radeon_connector,
  401. struct drm_display_mode *mode);
  402. extern void radeon_dp_set_link_config(struct drm_connector *connector,
  403. struct drm_display_mode *mode);
  404. extern void dp_link_train(struct drm_encoder *encoder,
  405. struct drm_connector *connector);
  406. extern u8 radeon_dp_getsinktype(struct radeon_connector *radeon_connector);
  407. extern bool radeon_dp_getdpcd(struct radeon_connector *radeon_connector);
  408. extern void atombios_dig_encoder_setup(struct drm_encoder *encoder, int action);
  409. extern void atombios_dig_transmitter_setup(struct drm_encoder *encoder,
  410. int action, uint8_t lane_num,
  411. uint8_t lane_set);
  412. extern int radeon_dp_i2c_aux_ch(struct i2c_adapter *adapter, int mode,
  413. uint8_t write_byte, uint8_t *read_byte);
  414. extern void radeon_i2c_init(struct radeon_device *rdev);
  415. extern void radeon_i2c_fini(struct radeon_device *rdev);
  416. extern void radeon_combios_i2c_init(struct radeon_device *rdev);
  417. extern void radeon_atombios_i2c_init(struct radeon_device *rdev);
  418. extern void radeon_i2c_add(struct radeon_device *rdev,
  419. struct radeon_i2c_bus_rec *rec,
  420. const char *name);
  421. extern struct radeon_i2c_chan *radeon_i2c_lookup(struct radeon_device *rdev,
  422. struct radeon_i2c_bus_rec *i2c_bus);
  423. extern struct radeon_i2c_chan *radeon_i2c_create_dp(struct drm_device *dev,
  424. struct radeon_i2c_bus_rec *rec,
  425. const char *name);
  426. extern struct radeon_i2c_chan *radeon_i2c_create(struct drm_device *dev,
  427. struct radeon_i2c_bus_rec *rec,
  428. const char *name);
  429. extern void radeon_i2c_destroy(struct radeon_i2c_chan *i2c);
  430. extern void radeon_i2c_get_byte(struct radeon_i2c_chan *i2c_bus,
  431. u8 slave_addr,
  432. u8 addr,
  433. u8 *val);
  434. extern void radeon_i2c_put_byte(struct radeon_i2c_chan *i2c,
  435. u8 slave_addr,
  436. u8 addr,
  437. u8 val);
  438. extern void radeon_router_select_port(struct radeon_connector *radeon_connector);
  439. extern bool radeon_ddc_probe(struct radeon_connector *radeon_connector);
  440. extern int radeon_ddc_get_modes(struct radeon_connector *radeon_connector);
  441. extern struct drm_encoder *radeon_best_encoder(struct drm_connector *connector);
  442. extern void radeon_compute_pll(struct radeon_pll *pll,
  443. uint64_t freq,
  444. uint32_t *dot_clock_p,
  445. uint32_t *fb_div_p,
  446. uint32_t *frac_fb_div_p,
  447. uint32_t *ref_div_p,
  448. uint32_t *post_div_p);
  449. extern void radeon_setup_encoder_clones(struct drm_device *dev);
  450. struct drm_encoder *radeon_encoder_legacy_lvds_add(struct drm_device *dev, int bios_index);
  451. struct drm_encoder *radeon_encoder_legacy_primary_dac_add(struct drm_device *dev, int bios_index, int with_tv);
  452. struct drm_encoder *radeon_encoder_legacy_tv_dac_add(struct drm_device *dev, int bios_index, int with_tv);
  453. struct drm_encoder *radeon_encoder_legacy_tmds_int_add(struct drm_device *dev, int bios_index);
  454. struct drm_encoder *radeon_encoder_legacy_tmds_ext_add(struct drm_device *dev, int bios_index);
  455. extern void atombios_external_tmds_setup(struct drm_encoder *encoder, int action);
  456. extern void atombios_digital_setup(struct drm_encoder *encoder, int action);
  457. extern int atombios_get_encoder_mode(struct drm_encoder *encoder);
  458. extern void radeon_encoder_set_active_device(struct drm_encoder *encoder);
  459. extern void radeon_crtc_load_lut(struct drm_crtc *crtc);
  460. extern int atombios_crtc_set_base(struct drm_crtc *crtc, int x, int y,
  461. struct drm_framebuffer *old_fb);
  462. extern int atombios_crtc_mode_set(struct drm_crtc *crtc,
  463. struct drm_display_mode *mode,
  464. struct drm_display_mode *adjusted_mode,
  465. int x, int y,
  466. struct drm_framebuffer *old_fb);
  467. extern void atombios_crtc_dpms(struct drm_crtc *crtc, int mode);
  468. extern int radeon_crtc_set_base(struct drm_crtc *crtc, int x, int y,
  469. struct drm_framebuffer *old_fb);
  470. extern int radeon_crtc_cursor_set(struct drm_crtc *crtc,
  471. struct drm_file *file_priv,
  472. uint32_t handle,
  473. uint32_t width,
  474. uint32_t height);
  475. extern int radeon_crtc_cursor_move(struct drm_crtc *crtc,
  476. int x, int y);
  477. extern bool radeon_combios_check_hardcoded_edid(struct radeon_device *rdev);
  478. extern struct edid *
  479. radeon_combios_get_hardcoded_edid(struct radeon_device *rdev);
  480. extern bool radeon_atom_get_clock_info(struct drm_device *dev);
  481. extern bool radeon_combios_get_clock_info(struct drm_device *dev);
  482. extern struct radeon_encoder_atom_dig *
  483. radeon_atombios_get_lvds_info(struct radeon_encoder *encoder);
  484. extern bool radeon_atombios_get_tmds_info(struct radeon_encoder *encoder,
  485. struct radeon_encoder_int_tmds *tmds);
  486. extern bool radeon_legacy_get_tmds_info_from_combios(struct radeon_encoder *encoder,
  487. struct radeon_encoder_int_tmds *tmds);
  488. extern bool radeon_legacy_get_tmds_info_from_table(struct radeon_encoder *encoder,
  489. struct radeon_encoder_int_tmds *tmds);
  490. extern bool radeon_legacy_get_ext_tmds_info_from_combios(struct radeon_encoder *encoder,
  491. struct radeon_encoder_ext_tmds *tmds);
  492. extern bool radeon_legacy_get_ext_tmds_info_from_table(struct radeon_encoder *encoder,
  493. struct radeon_encoder_ext_tmds *tmds);
  494. extern struct radeon_encoder_primary_dac *
  495. radeon_atombios_get_primary_dac_info(struct radeon_encoder *encoder);
  496. extern struct radeon_encoder_tv_dac *
  497. radeon_atombios_get_tv_dac_info(struct radeon_encoder *encoder);
  498. extern struct radeon_encoder_lvds *
  499. radeon_combios_get_lvds_info(struct radeon_encoder *encoder);
  500. extern void radeon_combios_get_ext_tmds_info(struct radeon_encoder *encoder);
  501. extern struct radeon_encoder_tv_dac *
  502. radeon_combios_get_tv_dac_info(struct radeon_encoder *encoder);
  503. extern struct radeon_encoder_primary_dac *
  504. radeon_combios_get_primary_dac_info(struct radeon_encoder *encoder);
  505. extern bool radeon_combios_external_tmds_setup(struct drm_encoder *encoder);
  506. extern void radeon_external_tmds_setup(struct drm_encoder *encoder);
  507. extern void radeon_combios_output_lock(struct drm_encoder *encoder, bool lock);
  508. extern void radeon_combios_initialize_bios_scratch_regs(struct drm_device *dev);
  509. extern void radeon_atom_output_lock(struct drm_encoder *encoder, bool lock);
  510. extern void radeon_atom_initialize_bios_scratch_regs(struct drm_device *dev);
  511. extern void radeon_save_bios_scratch_regs(struct radeon_device *rdev);
  512. extern void radeon_restore_bios_scratch_regs(struct radeon_device *rdev);
  513. extern void
  514. radeon_atombios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc);
  515. extern void
  516. radeon_atombios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on);
  517. extern void
  518. radeon_combios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc);
  519. extern void
  520. radeon_combios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on);
  521. extern void radeon_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
  522. u16 blue, int regno);
  523. extern void radeon_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
  524. u16 *blue, int regno);
  525. void radeon_framebuffer_init(struct drm_device *dev,
  526. struct radeon_framebuffer *rfb,
  527. struct drm_mode_fb_cmd *mode_cmd,
  528. struct drm_gem_object *obj);
  529. int radeonfb_remove(struct drm_device *dev, struct drm_framebuffer *fb);
  530. bool radeon_get_legacy_connector_info_from_bios(struct drm_device *dev);
  531. bool radeon_get_legacy_connector_info_from_table(struct drm_device *dev);
  532. void radeon_atombios_init_crtc(struct drm_device *dev,
  533. struct radeon_crtc *radeon_crtc);
  534. void radeon_legacy_init_crtc(struct drm_device *dev,
  535. struct radeon_crtc *radeon_crtc);
  536. void radeon_get_clock_info(struct drm_device *dev);
  537. extern bool radeon_get_atom_connector_info_from_object_table(struct drm_device *dev);
  538. extern bool radeon_get_atom_connector_info_from_supported_devices_table(struct drm_device *dev);
  539. void radeon_enc_destroy(struct drm_encoder *encoder);
  540. void radeon_copy_fb(struct drm_device *dev, struct drm_gem_object *dst_obj);
  541. void radeon_combios_asic_init(struct drm_device *dev);
  542. bool radeon_crtc_scaling_mode_fixup(struct drm_crtc *crtc,
  543. struct drm_display_mode *mode,
  544. struct drm_display_mode *adjusted_mode);
  545. void radeon_panel_mode_fixup(struct drm_encoder *encoder,
  546. struct drm_display_mode *adjusted_mode);
  547. void atom_rv515_force_tv_scaler(struct radeon_device *rdev, struct radeon_crtc *radeon_crtc);
  548. /* legacy tv */
  549. void radeon_legacy_tv_adjust_crtc_reg(struct drm_encoder *encoder,
  550. uint32_t *h_total_disp, uint32_t *h_sync_strt_wid,
  551. uint32_t *v_total_disp, uint32_t *v_sync_strt_wid);
  552. void radeon_legacy_tv_adjust_pll1(struct drm_encoder *encoder,
  553. uint32_t *htotal_cntl, uint32_t *ppll_ref_div,
  554. uint32_t *ppll_div_3, uint32_t *pixclks_cntl);
  555. void radeon_legacy_tv_adjust_pll2(struct drm_encoder *encoder,
  556. uint32_t *htotal2_cntl, uint32_t *p2pll_ref_div,
  557. uint32_t *p2pll_div_0, uint32_t *pixclks_cntl);
  558. void radeon_legacy_tv_mode_set(struct drm_encoder *encoder,
  559. struct drm_display_mode *mode,
  560. struct drm_display_mode *adjusted_mode);
  561. /* fbdev layer */
  562. int radeon_fbdev_init(struct radeon_device *rdev);
  563. void radeon_fbdev_fini(struct radeon_device *rdev);
  564. void radeon_fbdev_set_suspend(struct radeon_device *rdev, int state);
  565. int radeon_fbdev_total_size(struct radeon_device *rdev);
  566. bool radeon_fbdev_robj_is_fb(struct radeon_device *rdev, struct radeon_bo *robj);
  567. void radeon_fb_output_poll_changed(struct radeon_device *rdev);
  568. #endif