Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 38a81da220
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
plat-samsung
/
include
/
plat
/
regs-rtc.h

regs-rtc.h 2.2 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768 
  1. /* arch/arm/mach-s3c2410/include/mach/regs-rtc.h
    2. 

  2.  *
    3. 

  3.  * Copyright (c) 2003 Simtec Electronics <linux@simtec.co.uk>
    4. 

  4.  *		      http://www.simtec.co.uk/products/SWLINUX/
    5. 

  5.  *
    6. 

  6.  * This program is free software; you can redistribute it and/or modify
    7. 

  7.  * it under the terms of the GNU General Public License version 2 as
    8. 

  8.  * published by the Free Software Foundation.
    9. 

  9.  *
    10. 

  10.  * S3C2410 Internal RTC register definition
    11. 

  11. */
    12. 

  12. 

  13. #ifndef __ASM_ARCH_REGS_RTC_H
    14. 

  14. #define __ASM_ARCH_REGS_RTC_H __FILE__
    15. 

  15. 

  16. #define S3C2410_RTCREG(x) (x)
    17. 

  17. #define S3C2410_INTP		S3C2410_RTCREG(0x30)
    18. 

  18. #define S3C2410_INTP_ALM	(1 << 1)
    19. 

  19. #define S3C2410_INTP_TIC	(1 << 0)
    20. 

  20. 

  21. #define S3C2410_RTCCON	      S3C2410_RTCREG(0x40)
    22. 

  22. #define S3C2410_RTCCON_RTCEN  (1<<0)
    23. 

  23. #define S3C2410_RTCCON_CLKSEL (1<<1)
    24. 

  24. #define S3C2410_RTCCON_CNTSEL (1<<2)
    25. 

  25. #define S3C2410_RTCCON_CLKRST (1<<3)
    26. 

  26. #define S3C64XX_RTCCON_TICEN  (1<<8)
    27. 

  27. 

  28. #define S3C64XX_RTCCON_TICMSK (0xF<<7)
    29. 

  29. #define S3C64XX_RTCCON_TICSHT (7)
    30. 

  30. 

  31. #define S3C2410_TICNT	      S3C2410_RTCREG(0x44)
    32. 

  32. #define S3C2410_TICNT_ENABLE  (1<<7)
    33. 

  33. 

  34. #define S3C2410_RTCALM	      S3C2410_RTCREG(0x50)
    35. 

  35. #define S3C2410_RTCALM_ALMEN  (1<<6)
    36. 

  36. #define S3C2410_RTCALM_YEAREN (1<<5)
    37. 

  37. #define S3C2410_RTCALM_MONEN  (1<<4)
    38. 

  38. #define S3C2410_RTCALM_DAYEN  (1<<3)
    39. 

  39. #define S3C2410_RTCALM_HOUREN (1<<2)
    40. 

  40. #define S3C2410_RTCALM_MINEN  (1<<1)
    41. 

  41. #define S3C2410_RTCALM_SECEN  (1<<0)
    42. 

  42. 

  43. #define S3C2410_RTCALM_ALL \
    44. 

  44.   S3C2410_RTCALM_ALMEN | S3C2410_RTCALM_YEAREN | S3C2410_RTCALM_MONEN |\
    45. 

  45.   S3C2410_RTCALM_DAYEN | S3C2410_RTCALM_HOUREN | S3C2410_RTCALM_MINEN |\
    46. 

  46.   S3C2410_RTCALM_SECEN
    47. 

  47. 

  48. 

  49. #define S3C2410_ALMSEC	      S3C2410_RTCREG(0x54)
    50. 

  50. #define S3C2410_ALMMIN	      S3C2410_RTCREG(0x58)
    51. 

  51. #define S3C2410_ALMHOUR	      S3C2410_RTCREG(0x5c)
    52. 

  52. 

  53. #define S3C2410_ALMDATE	      S3C2410_RTCREG(0x60)
    54. 

  54. #define S3C2410_ALMMON	      S3C2410_RTCREG(0x64)
    55. 

  55. #define S3C2410_ALMYEAR	      S3C2410_RTCREG(0x68)
    56. 

  56. 

  57. #define S3C2410_RTCRST	      S3C2410_RTCREG(0x6c)
    58. 

  58. 

  59. #define S3C2410_RTCSEC	      S3C2410_RTCREG(0x70)
    60. 

  60. #define S3C2410_RTCMIN	      S3C2410_RTCREG(0x74)
    61. 

  61. #define S3C2410_RTCHOUR	      S3C2410_RTCREG(0x78)
    62. 

  62. #define S3C2410_RTCDATE	      S3C2410_RTCREG(0x7c)
    63. 

  63. #define S3C2410_RTCDAY	      S3C2410_RTCREG(0x80)
    64. 

  64. #define S3C2410_RTCMON	      S3C2410_RTCREG(0x84)
    65. 

  65. #define S3C2410_RTCYEAR	      S3C2410_RTCREG(0x88)
    66. 

  66. 

  67. 

  68. #endif /* __ASM_ARCH_REGS_RTC_H */
    69.