pll.h 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146
  1. /* arch/arm/plat-s5p/include/plat/pll.h
  2. *
  3. * Copyright (c) 2009 Samsung Electronics Co., Ltd.
  4. * http://www.samsung.com/
  5. *
  6. * S5P PLL code
  7. *
  8. * Based on arch/arm/plat-s3c64xx/include/plat/pll.h
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #define PLL45XX_MDIV_MASK (0x3FF)
  15. #define PLL45XX_PDIV_MASK (0x3F)
  16. #define PLL45XX_SDIV_MASK (0x7)
  17. #define PLL45XX_MDIV_SHIFT (16)
  18. #define PLL45XX_PDIV_SHIFT (8)
  19. #define PLL45XX_SDIV_SHIFT (0)
  20. #include <asm/div64.h>
  21. enum pll45xx_type_t {
  22. pll_4500,
  23. pll_4502,
  24. pll_4508
  25. };
  26. static inline unsigned long s5p_get_pll45xx(unsigned long baseclk, u32 pll_con,
  27. enum pll45xx_type_t pll_type)
  28. {
  29. u32 mdiv, pdiv, sdiv;
  30. u64 fvco = baseclk;
  31. mdiv = (pll_con >> PLL45XX_MDIV_SHIFT) & PLL45XX_MDIV_MASK;
  32. pdiv = (pll_con >> PLL45XX_PDIV_SHIFT) & PLL45XX_PDIV_MASK;
  33. sdiv = (pll_con >> PLL45XX_SDIV_SHIFT) & PLL45XX_SDIV_MASK;
  34. if (pll_type == pll_4508)
  35. sdiv = sdiv - 1;
  36. fvco *= mdiv;
  37. do_div(fvco, (pdiv << sdiv));
  38. return (unsigned long)fvco;
  39. }
  40. #define PLL46XX_KDIV_MASK (0xFFFF)
  41. #define PLL46XX_MDIV_MASK (0x1FF)
  42. #define PLL46XX_PDIV_MASK (0x3F)
  43. #define PLL46XX_SDIV_MASK (0x7)
  44. #define PLL46XX_MDIV_SHIFT (16)
  45. #define PLL46XX_PDIV_SHIFT (8)
  46. #define PLL46XX_SDIV_SHIFT (0)
  47. enum pll46xx_type_t {
  48. pll_4600,
  49. pll_4650,
  50. };
  51. static inline unsigned long s5p_get_pll46xx(unsigned long baseclk,
  52. u32 pll_con0, u32 pll_con1,
  53. enum pll46xx_type_t pll_type)
  54. {
  55. unsigned long result;
  56. u32 mdiv, pdiv, sdiv, kdiv;
  57. u64 tmp;
  58. mdiv = (pll_con0 >> PLL46XX_MDIV_SHIFT) & PLL46XX_MDIV_MASK;
  59. pdiv = (pll_con0 >> PLL46XX_PDIV_SHIFT) & PLL46XX_PDIV_MASK;
  60. sdiv = (pll_con0 >> PLL46XX_SDIV_SHIFT) & PLL46XX_SDIV_MASK;
  61. kdiv = pll_con1 & PLL46XX_KDIV_MASK;
  62. tmp = baseclk;
  63. if (pll_type == pll_4600) {
  64. tmp *= (mdiv << 16) + kdiv;
  65. do_div(tmp, (pdiv << sdiv));
  66. result = tmp >> 16;
  67. } else {
  68. tmp *= (mdiv << 10) + kdiv;
  69. do_div(tmp, (pdiv << sdiv));
  70. result = tmp >> 10;
  71. }
  72. return result;
  73. }
  74. #define PLL90XX_MDIV_MASK (0xFF)
  75. #define PLL90XX_PDIV_MASK (0x3F)
  76. #define PLL90XX_SDIV_MASK (0x7)
  77. #define PLL90XX_KDIV_MASK (0xffff)
  78. #define PLL90XX_MDIV_SHIFT (16)
  79. #define PLL90XX_PDIV_SHIFT (8)
  80. #define PLL90XX_SDIV_SHIFT (0)
  81. #define PLL90XX_KDIV_SHIFT (0)
  82. static inline unsigned long s5p_get_pll90xx(unsigned long baseclk,
  83. u32 pll_con, u32 pll_conk)
  84. {
  85. unsigned long result;
  86. u32 mdiv, pdiv, sdiv, kdiv;
  87. u64 tmp;
  88. mdiv = (pll_con >> PLL90XX_MDIV_SHIFT) & PLL90XX_MDIV_MASK;
  89. pdiv = (pll_con >> PLL90XX_PDIV_SHIFT) & PLL90XX_PDIV_MASK;
  90. sdiv = (pll_con >> PLL90XX_SDIV_SHIFT) & PLL90XX_SDIV_MASK;
  91. kdiv = pll_conk & PLL90XX_KDIV_MASK;
  92. /* We need to multiple baseclk by mdiv (the integer part) and kdiv
  93. * which is in 2^16ths, so shift mdiv up (does not overflow) and
  94. * add kdiv before multiplying. The use of tmp is to avoid any
  95. * overflows before shifting bac down into result when multipling
  96. * by the mdiv and kdiv pair.
  97. */
  98. tmp = baseclk;
  99. tmp *= (mdiv << 16) + kdiv;
  100. do_div(tmp, (pdiv << sdiv));
  101. result = tmp >> 16;
  102. return result;
  103. }
  104. #define PLL65XX_MDIV_MASK (0x3FF)
  105. #define PLL65XX_PDIV_MASK (0x3F)
  106. #define PLL65XX_SDIV_MASK (0x7)
  107. #define PLL65XX_MDIV_SHIFT (16)
  108. #define PLL65XX_PDIV_SHIFT (8)
  109. #define PLL65XX_SDIV_SHIFT (0)
  110. static inline unsigned long s5p_get_pll65xx(unsigned long baseclk, u32 pll_con)
  111. {
  112. u32 mdiv, pdiv, sdiv;
  113. u64 fvco = baseclk;
  114. mdiv = (pll_con >> PLL65XX_MDIV_SHIFT) & PLL65XX_MDIV_MASK;
  115. pdiv = (pll_con >> PLL65XX_PDIV_SHIFT) & PLL65XX_PDIV_MASK;
  116. sdiv = (pll_con >> PLL65XX_SDIV_SHIFT) & PLL65XX_SDIV_MASK;
  117. fvco *= mdiv;
  118. do_div(fvco, (pdiv << sdiv));
  119. return (unsigned long)fvco;
  120. }