irqs.h 3.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /*
  2. * Copyright (C) 2008 STMicroelectronics
  3. * Copyright (C) 2009 ST-Ericsson.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; either version 2 of the License, or
  8. * (at your option) any later version.
  9. */
  10. #ifndef ASM_ARCH_IRQS_H
  11. #define ASM_ARCH_IRQS_H
  12. #include <mach/irqs-db5500.h>
  13. #include <mach/irqs-db8500.h>
  14. #define IRQ_LOCALTIMER 29
  15. #define IRQ_LOCALWDOG 30
  16. /* Shared Peripheral Interrupt (SHPI) */
  17. #define IRQ_SHPI_START 32
  18. /* Interrupt numbers generic for shared peripheral */
  19. #define IRQ_MTU0 (IRQ_SHPI_START + 4)
  20. #define IRQ_SPI2 (IRQ_SHPI_START + 6)
  21. #define IRQ_SPI0 (IRQ_SHPI_START + 8)
  22. #define IRQ_UART0 (IRQ_SHPI_START + 11)
  23. #define IRQ_I2C3 (IRQ_SHPI_START + 12)
  24. #define IRQ_SSP0 (IRQ_SHPI_START + 14)
  25. #define IRQ_MTU1 (IRQ_SHPI_START + 17)
  26. #define IRQ_RTC_RTT (IRQ_SHPI_START + 18)
  27. #define IRQ_UART1 (IRQ_SHPI_START + 19)
  28. #define IRQ_I2C0 (IRQ_SHPI_START + 21)
  29. #define IRQ_I2C1 (IRQ_SHPI_START + 22)
  30. #define IRQ_USBOTG (IRQ_SHPI_START + 23)
  31. #define IRQ_DMA (IRQ_SHPI_START + 25)
  32. #define IRQ_UART2 (IRQ_SHPI_START + 26)
  33. #define IRQ_HSIR_EXCEP (IRQ_SHPI_START + 29)
  34. #define IRQ_MSP0 (IRQ_SHPI_START + 31)
  35. #define IRQ_HSIR_CH0_OVRRUN (IRQ_SHPI_START + 32)
  36. #define IRQ_HSIR_CH1_OVRRUN (IRQ_SHPI_START + 33)
  37. #define IRQ_HSIR_CH2_OVRRUN (IRQ_SHPI_START + 34)
  38. #define IRQ_HSIR_CH3_OVRRUN (IRQ_SHPI_START + 35)
  39. #define IRQ_AB4500 (IRQ_SHPI_START + 40)
  40. #define IRQ_DISP (IRQ_SHPI_START + 48)
  41. #define IRQ_SiPI3 (IRQ_SHPI_START + 49)
  42. #define IRQ_I2C4 (IRQ_SHPI_START + 51)
  43. #define IRQ_SSP1 (IRQ_SHPI_START + 52)
  44. #define IRQ_I2C2 (IRQ_SHPI_START + 55)
  45. #define IRQ_SDMMC0 (IRQ_SHPI_START + 60)
  46. #define IRQ_MSP1 (IRQ_SHPI_START + 62)
  47. #define IRQ_SPI1 (IRQ_SHPI_START + 96)
  48. #define IRQ_MSP2 (IRQ_SHPI_START + 98)
  49. #define IRQ_SDMMC4 (IRQ_SHPI_START + 99)
  50. #define IRQ_HSIRD0 (IRQ_SHPI_START + 104)
  51. #define IRQ_HSIRD1 (IRQ_SHPI_START + 105)
  52. #define IRQ_HSITD0 (IRQ_SHPI_START + 106)
  53. #define IRQ_HSITD1 (IRQ_SHPI_START + 107)
  54. #define IRQ_GPIO0 (IRQ_SHPI_START + 119)
  55. #define IRQ_GPIO1 (IRQ_SHPI_START + 120)
  56. #define IRQ_GPIO2 (IRQ_SHPI_START + 121)
  57. #define IRQ_GPIO3 (IRQ_SHPI_START + 122)
  58. #define IRQ_GPIO4 (IRQ_SHPI_START + 123)
  59. #define IRQ_GPIO5 (IRQ_SHPI_START + 124)
  60. #define IRQ_GPIO6 (IRQ_SHPI_START + 125)
  61. #define IRQ_GPIO7 (IRQ_SHPI_START + 126)
  62. #define IRQ_GPIO8 (IRQ_SHPI_START + 127)
  63. /* There are 128 shared peripheral interrupts assigned to
  64. * INTID[160:32]. The first 32 interrupts are reserved.
  65. */
  66. #define DBX500_NR_INTERNAL_IRQS 161
  67. /* After chip-specific IRQ numbers we have the GPIO ones */
  68. #define NOMADIK_NR_GPIO 288
  69. #define NOMADIK_GPIO_TO_IRQ(gpio) ((gpio) + DBX500_NR_INTERNAL_IRQS)
  70. #define NOMADIK_IRQ_TO_GPIO(irq) ((irq) - DBX500_NR_INTERNAL_IRQS)
  71. #define IRQ_BOARD_START NOMADIK_GPIO_TO_IRQ(NOMADIK_NR_GPIO)
  72. /* This will be overridden by board-specific irq headers */
  73. #define IRQ_BOARD_END IRQ_BOARD_START
  74. #ifdef CONFIG_MACH_U8500_MOP
  75. #include <mach/irqs-board-mop500.h>
  76. #endif
  77. #define NR_IRQS IRQ_BOARD_END
  78. #endif /* ASM_ARCH_IRQS_H */