setup-sdhci.c 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. /* linux/arch/arm/mach-s3c64xx/setup-sdhci.c
  2. *
  3. * Copyright 2008 Simtec Electronics
  4. * Copyright 2008 Simtec Electronics
  5. * Ben Dooks <ben@simtec.co.uk>
  6. * http://armlinux.simtec.co.uk/
  7. *
  8. * S3C6400/S3C6410 - Helper functions for settign up SDHCI device(s) (HSMMC)
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/kernel.h>
  15. #include <linux/types.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/platform_device.h>
  18. #include <linux/io.h>
  19. #include <linux/mmc/card.h>
  20. #include <linux/mmc/host.h>
  21. #include <plat/regs-sdhci.h>
  22. #include <plat/sdhci.h>
  23. /* clock sources for the mmc bus clock, order as for the ctrl2[5..4] */
  24. char *s3c64xx_hsmmc_clksrcs[4] = {
  25. [0] = "hsmmc",
  26. [1] = "hsmmc",
  27. [2] = "mmc_bus",
  28. /* [3] = "48m", - note not successfully used yet */
  29. };
  30. void s3c6400_setup_sdhci_cfg_card(struct platform_device *dev,
  31. void __iomem *r,
  32. struct mmc_ios *ios,
  33. struct mmc_card *card)
  34. {
  35. u32 ctrl2, ctrl3;
  36. ctrl2 = readl(r + S3C_SDHCI_CONTROL2);
  37. ctrl2 &= S3C_SDHCI_CTRL2_SELBASECLK_MASK;
  38. ctrl2 |= (S3C64XX_SDHCI_CTRL2_ENSTAASYNCCLR |
  39. S3C64XX_SDHCI_CTRL2_ENCMDCNFMSK |
  40. S3C_SDHCI_CTRL2_ENFBCLKRX |
  41. S3C_SDHCI_CTRL2_DFCNT_NONE |
  42. S3C_SDHCI_CTRL2_ENCLKOUTHOLD);
  43. if (ios->clock < 25 * 1000000)
  44. ctrl3 = (S3C_SDHCI_CTRL3_FCSEL3 |
  45. S3C_SDHCI_CTRL3_FCSEL2 |
  46. S3C_SDHCI_CTRL3_FCSEL1 |
  47. S3C_SDHCI_CTRL3_FCSEL0);
  48. else
  49. ctrl3 = (S3C_SDHCI_CTRL3_FCSEL1 | S3C_SDHCI_CTRL3_FCSEL0);
  50. printk(KERN_INFO "%s: CTRL 2=%08x, 3=%08x\n", __func__, ctrl2, ctrl3);
  51. writel(ctrl2, r + S3C_SDHCI_CONTROL2);
  52. writel(ctrl3, r + S3C_SDHCI_CONTROL3);
  53. }
  54. void s3c6410_setup_sdhci_cfg_card(struct platform_device *dev,
  55. void __iomem *r,
  56. struct mmc_ios *ios,
  57. struct mmc_card *card)
  58. {
  59. writel(S3C64XX_SDHCI_CONTROL4_DRIVE_9mA, r + S3C64XX_SDHCI_CONTROL4);
  60. s3c6400_setup_sdhci_cfg_card(dev, r, ios, card);
  61. }