powerdomain.c 28 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077
  1. /*
  2. * OMAP powerdomain control
  3. *
  4. * Copyright (C) 2007-2008 Texas Instruments, Inc.
  5. * Copyright (C) 2007-2009 Nokia Corporation
  6. *
  7. * Written by Paul Walmsley
  8. * Added OMAP4 specific support by Abhijit Pagare <abhijitpagare@ti.com>
  9. * State counting code by Tero Kristo <tero.kristo@nokia.com>
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #undef DEBUG
  16. #include <linux/kernel.h>
  17. #include <linux/module.h>
  18. #include <linux/types.h>
  19. #include <linux/delay.h>
  20. #include <linux/spinlock.h>
  21. #include <linux/list.h>
  22. #include <linux/errno.h>
  23. #include <linux/err.h>
  24. #include <linux/io.h>
  25. #include <asm/atomic.h>
  26. #include "cm.h"
  27. #include "cm-regbits-34xx.h"
  28. #include "cm-regbits-44xx.h"
  29. #include "prm.h"
  30. #include "prm-regbits-34xx.h"
  31. #include "prm-regbits-44xx.h"
  32. #include <plat/cpu.h>
  33. #include <plat/powerdomain.h>
  34. #include <plat/clockdomain.h>
  35. #include <plat/prcm.h>
  36. #include "pm.h"
  37. enum {
  38. PWRDM_STATE_NOW = 0,
  39. PWRDM_STATE_PREV,
  40. };
  41. /* Variable holding value of the CPU dependent PWRSTCTRL Register Offset */
  42. static u16 pwrstctrl_reg_offs;
  43. /* Variable holding value of the CPU dependent PWRSTST Register Offset */
  44. static u16 pwrstst_reg_offs;
  45. /* OMAP3 and OMAP4 specific register bit initialisations
  46. * Notice that the names here are not according to each power
  47. * domain but the bit mapping used applies to all of them
  48. */
  49. /* OMAP3 and OMAP4 Memory Onstate Masks (common across all power domains) */
  50. #define OMAP_MEM0_ONSTATE_MASK OMAP3430_SHAREDL1CACHEFLATONSTATE_MASK
  51. #define OMAP_MEM1_ONSTATE_MASK OMAP3430_L1FLATMEMONSTATE_MASK
  52. #define OMAP_MEM2_ONSTATE_MASK OMAP3430_SHAREDL2CACHEFLATONSTATE_MASK
  53. #define OMAP_MEM3_ONSTATE_MASK OMAP3430_L2FLATMEMONSTATE_MASK
  54. #define OMAP_MEM4_ONSTATE_MASK OMAP4430_OCP_NRET_BANK_ONSTATE_MASK
  55. /* OMAP3 and OMAP4 Memory Retstate Masks (common across all power domains) */
  56. #define OMAP_MEM0_RETSTATE_MASK OMAP3430_SHAREDL1CACHEFLATRETSTATE_MASK
  57. #define OMAP_MEM1_RETSTATE_MASK OMAP3430_L1FLATMEMRETSTATE_MASK
  58. #define OMAP_MEM2_RETSTATE_MASK OMAP3430_SHAREDL2CACHEFLATRETSTATE_MASK
  59. #define OMAP_MEM3_RETSTATE_MASK OMAP3430_L2FLATMEMRETSTATE_MASK
  60. #define OMAP_MEM4_RETSTATE_MASK OMAP4430_OCP_NRET_BANK_RETSTATE_MASK
  61. /* OMAP3 and OMAP4 Memory Status bits */
  62. #define OMAP_MEM0_STATEST_MASK OMAP3430_SHAREDL1CACHEFLATSTATEST_MASK
  63. #define OMAP_MEM1_STATEST_MASK OMAP3430_L1FLATMEMSTATEST_MASK
  64. #define OMAP_MEM2_STATEST_MASK OMAP3430_SHAREDL2CACHEFLATSTATEST_MASK
  65. #define OMAP_MEM3_STATEST_MASK OMAP3430_L2FLATMEMSTATEST_MASK
  66. #define OMAP_MEM4_STATEST_MASK OMAP4430_OCP_NRET_BANK_STATEST_MASK
  67. /* pwrdm_list contains all registered struct powerdomains */
  68. static LIST_HEAD(pwrdm_list);
  69. /* Private functions */
  70. static struct powerdomain *_pwrdm_lookup(const char *name)
  71. {
  72. struct powerdomain *pwrdm, *temp_pwrdm;
  73. pwrdm = NULL;
  74. list_for_each_entry(temp_pwrdm, &pwrdm_list, node) {
  75. if (!strcmp(name, temp_pwrdm->name)) {
  76. pwrdm = temp_pwrdm;
  77. break;
  78. }
  79. }
  80. return pwrdm;
  81. }
  82. /**
  83. * _pwrdm_register - register a powerdomain
  84. * @pwrdm: struct powerdomain * to register
  85. *
  86. * Adds a powerdomain to the internal powerdomain list. Returns
  87. * -EINVAL if given a null pointer, -EEXIST if a powerdomain is
  88. * already registered by the provided name, or 0 upon success.
  89. */
  90. static int _pwrdm_register(struct powerdomain *pwrdm)
  91. {
  92. int i;
  93. if (!pwrdm)
  94. return -EINVAL;
  95. if (!omap_chip_is(pwrdm->omap_chip))
  96. return -EINVAL;
  97. if (_pwrdm_lookup(pwrdm->name))
  98. return -EEXIST;
  99. list_add(&pwrdm->node, &pwrdm_list);
  100. /* Initialize the powerdomain's state counter */
  101. for (i = 0; i < PWRDM_MAX_PWRSTS; i++)
  102. pwrdm->state_counter[i] = 0;
  103. pwrdm->ret_logic_off_counter = 0;
  104. for (i = 0; i < pwrdm->banks; i++)
  105. pwrdm->ret_mem_off_counter[i] = 0;
  106. pwrdm_wait_transition(pwrdm);
  107. pwrdm->state = pwrdm_read_pwrst(pwrdm);
  108. pwrdm->state_counter[pwrdm->state] = 1;
  109. pr_debug("powerdomain: registered %s\n", pwrdm->name);
  110. return 0;
  111. }
  112. static void _update_logic_membank_counters(struct powerdomain *pwrdm)
  113. {
  114. int i;
  115. u8 prev_logic_pwrst, prev_mem_pwrst;
  116. prev_logic_pwrst = pwrdm_read_prev_logic_pwrst(pwrdm);
  117. if ((pwrdm->pwrsts_logic_ret == PWRSTS_OFF_RET) &&
  118. (prev_logic_pwrst == PWRDM_POWER_OFF))
  119. pwrdm->ret_logic_off_counter++;
  120. for (i = 0; i < pwrdm->banks; i++) {
  121. prev_mem_pwrst = pwrdm_read_prev_mem_pwrst(pwrdm, i);
  122. if ((pwrdm->pwrsts_mem_ret[i] == PWRSTS_OFF_RET) &&
  123. (prev_mem_pwrst == PWRDM_POWER_OFF))
  124. pwrdm->ret_mem_off_counter[i]++;
  125. }
  126. }
  127. static int _pwrdm_state_switch(struct powerdomain *pwrdm, int flag)
  128. {
  129. int prev;
  130. int state;
  131. if (pwrdm == NULL)
  132. return -EINVAL;
  133. state = pwrdm_read_pwrst(pwrdm);
  134. switch (flag) {
  135. case PWRDM_STATE_NOW:
  136. prev = pwrdm->state;
  137. break;
  138. case PWRDM_STATE_PREV:
  139. prev = pwrdm_read_prev_pwrst(pwrdm);
  140. if (pwrdm->state != prev)
  141. pwrdm->state_counter[prev]++;
  142. if (prev == PWRDM_POWER_RET)
  143. _update_logic_membank_counters(pwrdm);
  144. break;
  145. default:
  146. return -EINVAL;
  147. }
  148. if (state != prev)
  149. pwrdm->state_counter[state]++;
  150. pm_dbg_update_time(pwrdm, prev);
  151. pwrdm->state = state;
  152. return 0;
  153. }
  154. static int _pwrdm_pre_transition_cb(struct powerdomain *pwrdm, void *unused)
  155. {
  156. pwrdm_clear_all_prev_pwrst(pwrdm);
  157. _pwrdm_state_switch(pwrdm, PWRDM_STATE_NOW);
  158. return 0;
  159. }
  160. static int _pwrdm_post_transition_cb(struct powerdomain *pwrdm, void *unused)
  161. {
  162. _pwrdm_state_switch(pwrdm, PWRDM_STATE_PREV);
  163. return 0;
  164. }
  165. /* Public functions */
  166. /**
  167. * pwrdm_init - set up the powerdomain layer
  168. * @pwrdm_list: array of struct powerdomain pointers to register
  169. *
  170. * Loop through the array of powerdomains @pwrdm_list, registering all
  171. * that are available on the current CPU. If pwrdm_list is supplied
  172. * and not null, all of the referenced powerdomains will be
  173. * registered. No return value. XXX pwrdm_list is not really a
  174. * "list"; it is an array. Rename appropriately.
  175. */
  176. void pwrdm_init(struct powerdomain **pwrdm_list)
  177. {
  178. struct powerdomain **p = NULL;
  179. if (cpu_is_omap24xx() || cpu_is_omap34xx()) {
  180. pwrstctrl_reg_offs = OMAP2_PM_PWSTCTRL;
  181. pwrstst_reg_offs = OMAP2_PM_PWSTST;
  182. } else if (cpu_is_omap44xx()) {
  183. pwrstctrl_reg_offs = OMAP4_PM_PWSTCTRL;
  184. pwrstst_reg_offs = OMAP4_PM_PWSTST;
  185. } else {
  186. printk(KERN_ERR "Power Domain struct not supported for " \
  187. "this CPU\n");
  188. return;
  189. }
  190. if (pwrdm_list) {
  191. for (p = pwrdm_list; *p; p++)
  192. _pwrdm_register(*p);
  193. }
  194. }
  195. /**
  196. * pwrdm_lookup - look up a powerdomain by name, return a pointer
  197. * @name: name of powerdomain
  198. *
  199. * Find a registered powerdomain by its name @name. Returns a pointer
  200. * to the struct powerdomain if found, or NULL otherwise.
  201. */
  202. struct powerdomain *pwrdm_lookup(const char *name)
  203. {
  204. struct powerdomain *pwrdm;
  205. if (!name)
  206. return NULL;
  207. pwrdm = _pwrdm_lookup(name);
  208. return pwrdm;
  209. }
  210. /**
  211. * pwrdm_for_each - call function on each registered clockdomain
  212. * @fn: callback function *
  213. *
  214. * Call the supplied function @fn for each registered powerdomain.
  215. * The callback function @fn can return anything but 0 to bail out
  216. * early from the iterator. Returns the last return value of the
  217. * callback function, which should be 0 for success or anything else
  218. * to indicate failure; or -EINVAL if the function pointer is null.
  219. */
  220. int pwrdm_for_each(int (*fn)(struct powerdomain *pwrdm, void *user),
  221. void *user)
  222. {
  223. struct powerdomain *temp_pwrdm;
  224. int ret = 0;
  225. if (!fn)
  226. return -EINVAL;
  227. list_for_each_entry(temp_pwrdm, &pwrdm_list, node) {
  228. ret = (*fn)(temp_pwrdm, user);
  229. if (ret)
  230. break;
  231. }
  232. return ret;
  233. }
  234. /**
  235. * pwrdm_add_clkdm - add a clockdomain to a powerdomain
  236. * @pwrdm: struct powerdomain * to add the clockdomain to
  237. * @clkdm: struct clockdomain * to associate with a powerdomain
  238. *
  239. * Associate the clockdomain @clkdm with a powerdomain @pwrdm. This
  240. * enables the use of pwrdm_for_each_clkdm(). Returns -EINVAL if
  241. * presented with invalid pointers; -ENOMEM if memory could not be allocated;
  242. * or 0 upon success.
  243. */
  244. int pwrdm_add_clkdm(struct powerdomain *pwrdm, struct clockdomain *clkdm)
  245. {
  246. int i;
  247. int ret = -EINVAL;
  248. if (!pwrdm || !clkdm)
  249. return -EINVAL;
  250. pr_debug("powerdomain: associating clockdomain %s with powerdomain "
  251. "%s\n", clkdm->name, pwrdm->name);
  252. for (i = 0; i < PWRDM_MAX_CLKDMS; i++) {
  253. if (!pwrdm->pwrdm_clkdms[i])
  254. break;
  255. #ifdef DEBUG
  256. if (pwrdm->pwrdm_clkdms[i] == clkdm) {
  257. ret = -EINVAL;
  258. goto pac_exit;
  259. }
  260. #endif
  261. }
  262. if (i == PWRDM_MAX_CLKDMS) {
  263. pr_debug("powerdomain: increase PWRDM_MAX_CLKDMS for "
  264. "pwrdm %s clkdm %s\n", pwrdm->name, clkdm->name);
  265. WARN_ON(1);
  266. ret = -ENOMEM;
  267. goto pac_exit;
  268. }
  269. pwrdm->pwrdm_clkdms[i] = clkdm;
  270. ret = 0;
  271. pac_exit:
  272. return ret;
  273. }
  274. /**
  275. * pwrdm_del_clkdm - remove a clockdomain from a powerdomain
  276. * @pwrdm: struct powerdomain * to add the clockdomain to
  277. * @clkdm: struct clockdomain * to associate with a powerdomain
  278. *
  279. * Dissociate the clockdomain @clkdm from the powerdomain
  280. * @pwrdm. Returns -EINVAL if presented with invalid pointers; -ENOENT
  281. * if @clkdm was not associated with the powerdomain, or 0 upon
  282. * success.
  283. */
  284. int pwrdm_del_clkdm(struct powerdomain *pwrdm, struct clockdomain *clkdm)
  285. {
  286. int ret = -EINVAL;
  287. int i;
  288. if (!pwrdm || !clkdm)
  289. return -EINVAL;
  290. pr_debug("powerdomain: dissociating clockdomain %s from powerdomain "
  291. "%s\n", clkdm->name, pwrdm->name);
  292. for (i = 0; i < PWRDM_MAX_CLKDMS; i++)
  293. if (pwrdm->pwrdm_clkdms[i] == clkdm)
  294. break;
  295. if (i == PWRDM_MAX_CLKDMS) {
  296. pr_debug("powerdomain: clkdm %s not associated with pwrdm "
  297. "%s ?!\n", clkdm->name, pwrdm->name);
  298. ret = -ENOENT;
  299. goto pdc_exit;
  300. }
  301. pwrdm->pwrdm_clkdms[i] = NULL;
  302. ret = 0;
  303. pdc_exit:
  304. return ret;
  305. }
  306. /**
  307. * pwrdm_for_each_clkdm - call function on each clkdm in a pwrdm
  308. * @pwrdm: struct powerdomain * to iterate over
  309. * @fn: callback function *
  310. *
  311. * Call the supplied function @fn for each clockdomain in the powerdomain
  312. * @pwrdm. The callback function can return anything but 0 to bail
  313. * out early from the iterator. Returns -EINVAL if presented with
  314. * invalid pointers; or passes along the last return value of the
  315. * callback function, which should be 0 for success or anything else
  316. * to indicate failure.
  317. */
  318. int pwrdm_for_each_clkdm(struct powerdomain *pwrdm,
  319. int (*fn)(struct powerdomain *pwrdm,
  320. struct clockdomain *clkdm))
  321. {
  322. int ret = 0;
  323. int i;
  324. if (!fn)
  325. return -EINVAL;
  326. for (i = 0; i < PWRDM_MAX_CLKDMS && !ret; i++)
  327. ret = (*fn)(pwrdm, pwrdm->pwrdm_clkdms[i]);
  328. return ret;
  329. }
  330. /**
  331. * pwrdm_get_mem_bank_count - get number of memory banks in this powerdomain
  332. * @pwrdm: struct powerdomain *
  333. *
  334. * Return the number of controllable memory banks in powerdomain @pwrdm,
  335. * starting with 1. Returns -EINVAL if the powerdomain pointer is null.
  336. */
  337. int pwrdm_get_mem_bank_count(struct powerdomain *pwrdm)
  338. {
  339. if (!pwrdm)
  340. return -EINVAL;
  341. return pwrdm->banks;
  342. }
  343. /**
  344. * pwrdm_set_next_pwrst - set next powerdomain power state
  345. * @pwrdm: struct powerdomain * to set
  346. * @pwrst: one of the PWRDM_POWER_* macros
  347. *
  348. * Set the powerdomain @pwrdm's next power state to @pwrst. The powerdomain
  349. * may not enter this state immediately if the preconditions for this state
  350. * have not been satisfied. Returns -EINVAL if the powerdomain pointer is
  351. * null or if the power state is invalid for the powerdomin, or returns 0
  352. * upon success.
  353. */
  354. int pwrdm_set_next_pwrst(struct powerdomain *pwrdm, u8 pwrst)
  355. {
  356. if (!pwrdm)
  357. return -EINVAL;
  358. if (!(pwrdm->pwrsts & (1 << pwrst)))
  359. return -EINVAL;
  360. pr_debug("powerdomain: setting next powerstate for %s to %0x\n",
  361. pwrdm->name, pwrst);
  362. prm_rmw_mod_reg_bits(OMAP_POWERSTATE_MASK,
  363. (pwrst << OMAP_POWERSTATE_SHIFT),
  364. pwrdm->prcm_offs, pwrstctrl_reg_offs);
  365. return 0;
  366. }
  367. /**
  368. * pwrdm_read_next_pwrst - get next powerdomain power state
  369. * @pwrdm: struct powerdomain * to get power state
  370. *
  371. * Return the powerdomain @pwrdm's next power state. Returns -EINVAL
  372. * if the powerdomain pointer is null or returns the next power state
  373. * upon success.
  374. */
  375. int pwrdm_read_next_pwrst(struct powerdomain *pwrdm)
  376. {
  377. if (!pwrdm)
  378. return -EINVAL;
  379. return prm_read_mod_bits_shift(pwrdm->prcm_offs,
  380. pwrstctrl_reg_offs, OMAP_POWERSTATE_MASK);
  381. }
  382. /**
  383. * pwrdm_read_pwrst - get current powerdomain power state
  384. * @pwrdm: struct powerdomain * to get power state
  385. *
  386. * Return the powerdomain @pwrdm's current power state. Returns -EINVAL
  387. * if the powerdomain pointer is null or returns the current power state
  388. * upon success.
  389. */
  390. int pwrdm_read_pwrst(struct powerdomain *pwrdm)
  391. {
  392. if (!pwrdm)
  393. return -EINVAL;
  394. return prm_read_mod_bits_shift(pwrdm->prcm_offs,
  395. pwrstst_reg_offs, OMAP_POWERSTATEST_MASK);
  396. }
  397. /**
  398. * pwrdm_read_prev_pwrst - get previous powerdomain power state
  399. * @pwrdm: struct powerdomain * to get previous power state
  400. *
  401. * Return the powerdomain @pwrdm's previous power state. Returns -EINVAL
  402. * if the powerdomain pointer is null or returns the previous power state
  403. * upon success.
  404. */
  405. int pwrdm_read_prev_pwrst(struct powerdomain *pwrdm)
  406. {
  407. if (!pwrdm)
  408. return -EINVAL;
  409. return prm_read_mod_bits_shift(pwrdm->prcm_offs, OMAP3430_PM_PREPWSTST,
  410. OMAP3430_LASTPOWERSTATEENTERED_MASK);
  411. }
  412. /**
  413. * pwrdm_set_logic_retst - set powerdomain logic power state upon retention
  414. * @pwrdm: struct powerdomain * to set
  415. * @pwrst: one of the PWRDM_POWER_* macros
  416. *
  417. * Set the next power state @pwrst that the logic portion of the
  418. * powerdomain @pwrdm will enter when the powerdomain enters retention.
  419. * This will be either RETENTION or OFF, if supported. Returns
  420. * -EINVAL if the powerdomain pointer is null or the target power
  421. * state is not not supported, or returns 0 upon success.
  422. */
  423. int pwrdm_set_logic_retst(struct powerdomain *pwrdm, u8 pwrst)
  424. {
  425. u32 v;
  426. if (!pwrdm)
  427. return -EINVAL;
  428. if (!(pwrdm->pwrsts_logic_ret & (1 << pwrst)))
  429. return -EINVAL;
  430. pr_debug("powerdomain: setting next logic powerstate for %s to %0x\n",
  431. pwrdm->name, pwrst);
  432. /*
  433. * The register bit names below may not correspond to the
  434. * actual names of the bits in each powerdomain's register,
  435. * but the type of value returned is the same for each
  436. * powerdomain.
  437. */
  438. v = pwrst << __ffs(OMAP3430_LOGICL1CACHERETSTATE_MASK);
  439. prm_rmw_mod_reg_bits(OMAP3430_LOGICL1CACHERETSTATE_MASK, v,
  440. pwrdm->prcm_offs, pwrstctrl_reg_offs);
  441. return 0;
  442. }
  443. /**
  444. * pwrdm_set_mem_onst - set memory power state while powerdomain ON
  445. * @pwrdm: struct powerdomain * to set
  446. * @bank: memory bank number to set (0-3)
  447. * @pwrst: one of the PWRDM_POWER_* macros
  448. *
  449. * Set the next power state @pwrst that memory bank @bank of the
  450. * powerdomain @pwrdm will enter when the powerdomain enters the ON
  451. * state. @bank will be a number from 0 to 3, and represents different
  452. * types of memory, depending on the powerdomain. Returns -EINVAL if
  453. * the powerdomain pointer is null or the target power state is not
  454. * not supported for this memory bank, -EEXIST if the target memory
  455. * bank does not exist or is not controllable, or returns 0 upon
  456. * success.
  457. */
  458. int pwrdm_set_mem_onst(struct powerdomain *pwrdm, u8 bank, u8 pwrst)
  459. {
  460. u32 m;
  461. if (!pwrdm)
  462. return -EINVAL;
  463. if (pwrdm->banks < (bank + 1))
  464. return -EEXIST;
  465. if (!(pwrdm->pwrsts_mem_on[bank] & (1 << pwrst)))
  466. return -EINVAL;
  467. pr_debug("powerdomain: setting next memory powerstate for domain %s "
  468. "bank %0x while pwrdm-ON to %0x\n", pwrdm->name, bank, pwrst);
  469. /*
  470. * The register bit names below may not correspond to the
  471. * actual names of the bits in each powerdomain's register,
  472. * but the type of value returned is the same for each
  473. * powerdomain.
  474. */
  475. switch (bank) {
  476. case 0:
  477. m = OMAP_MEM0_ONSTATE_MASK;
  478. break;
  479. case 1:
  480. m = OMAP_MEM1_ONSTATE_MASK;
  481. break;
  482. case 2:
  483. m = OMAP_MEM2_ONSTATE_MASK;
  484. break;
  485. case 3:
  486. m = OMAP_MEM3_ONSTATE_MASK;
  487. break;
  488. case 4:
  489. m = OMAP_MEM4_ONSTATE_MASK;
  490. break;
  491. default:
  492. WARN_ON(1); /* should never happen */
  493. return -EEXIST;
  494. }
  495. prm_rmw_mod_reg_bits(m, (pwrst << __ffs(m)),
  496. pwrdm->prcm_offs, pwrstctrl_reg_offs);
  497. return 0;
  498. }
  499. /**
  500. * pwrdm_set_mem_retst - set memory power state while powerdomain in RET
  501. * @pwrdm: struct powerdomain * to set
  502. * @bank: memory bank number to set (0-3)
  503. * @pwrst: one of the PWRDM_POWER_* macros
  504. *
  505. * Set the next power state @pwrst that memory bank @bank of the
  506. * powerdomain @pwrdm will enter when the powerdomain enters the
  507. * RETENTION state. Bank will be a number from 0 to 3, and represents
  508. * different types of memory, depending on the powerdomain. @pwrst
  509. * will be either RETENTION or OFF, if supported. Returns -EINVAL if
  510. * the powerdomain pointer is null or the target power state is not
  511. * not supported for this memory bank, -EEXIST if the target memory
  512. * bank does not exist or is not controllable, or returns 0 upon
  513. * success.
  514. */
  515. int pwrdm_set_mem_retst(struct powerdomain *pwrdm, u8 bank, u8 pwrst)
  516. {
  517. u32 m;
  518. if (!pwrdm)
  519. return -EINVAL;
  520. if (pwrdm->banks < (bank + 1))
  521. return -EEXIST;
  522. if (!(pwrdm->pwrsts_mem_ret[bank] & (1 << pwrst)))
  523. return -EINVAL;
  524. pr_debug("powerdomain: setting next memory powerstate for domain %s "
  525. "bank %0x while pwrdm-RET to %0x\n", pwrdm->name, bank, pwrst);
  526. /*
  527. * The register bit names below may not correspond to the
  528. * actual names of the bits in each powerdomain's register,
  529. * but the type of value returned is the same for each
  530. * powerdomain.
  531. */
  532. switch (bank) {
  533. case 0:
  534. m = OMAP_MEM0_RETSTATE_MASK;
  535. break;
  536. case 1:
  537. m = OMAP_MEM1_RETSTATE_MASK;
  538. break;
  539. case 2:
  540. m = OMAP_MEM2_RETSTATE_MASK;
  541. break;
  542. case 3:
  543. m = OMAP_MEM3_RETSTATE_MASK;
  544. break;
  545. case 4:
  546. m = OMAP_MEM4_RETSTATE_MASK;
  547. break;
  548. default:
  549. WARN_ON(1); /* should never happen */
  550. return -EEXIST;
  551. }
  552. prm_rmw_mod_reg_bits(m, (pwrst << __ffs(m)), pwrdm->prcm_offs,
  553. pwrstctrl_reg_offs);
  554. return 0;
  555. }
  556. /**
  557. * pwrdm_read_logic_pwrst - get current powerdomain logic retention power state
  558. * @pwrdm: struct powerdomain * to get current logic retention power state
  559. *
  560. * Return the power state that the logic portion of powerdomain @pwrdm
  561. * will enter when the powerdomain enters retention. Returns -EINVAL
  562. * if the powerdomain pointer is null or returns the logic retention
  563. * power state upon success.
  564. */
  565. int pwrdm_read_logic_pwrst(struct powerdomain *pwrdm)
  566. {
  567. if (!pwrdm)
  568. return -EINVAL;
  569. return prm_read_mod_bits_shift(pwrdm->prcm_offs, pwrstst_reg_offs,
  570. OMAP3430_LOGICSTATEST_MASK);
  571. }
  572. /**
  573. * pwrdm_read_prev_logic_pwrst - get previous powerdomain logic power state
  574. * @pwrdm: struct powerdomain * to get previous logic power state
  575. *
  576. * Return the powerdomain @pwrdm's previous logic power state. Returns
  577. * -EINVAL if the powerdomain pointer is null or returns the previous
  578. * logic power state upon success.
  579. */
  580. int pwrdm_read_prev_logic_pwrst(struct powerdomain *pwrdm)
  581. {
  582. if (!pwrdm)
  583. return -EINVAL;
  584. /*
  585. * The register bit names below may not correspond to the
  586. * actual names of the bits in each powerdomain's register,
  587. * but the type of value returned is the same for each
  588. * powerdomain.
  589. */
  590. return prm_read_mod_bits_shift(pwrdm->prcm_offs, OMAP3430_PM_PREPWSTST,
  591. OMAP3430_LASTLOGICSTATEENTERED_MASK);
  592. }
  593. /**
  594. * pwrdm_read_logic_retst - get next powerdomain logic power state
  595. * @pwrdm: struct powerdomain * to get next logic power state
  596. *
  597. * Return the powerdomain pwrdm's logic power state. Returns -EINVAL
  598. * if the powerdomain pointer is null or returns the next logic
  599. * power state upon success.
  600. */
  601. int pwrdm_read_logic_retst(struct powerdomain *pwrdm)
  602. {
  603. if (!pwrdm)
  604. return -EINVAL;
  605. /*
  606. * The register bit names below may not correspond to the
  607. * actual names of the bits in each powerdomain's register,
  608. * but the type of value returned is the same for each
  609. * powerdomain.
  610. */
  611. return prm_read_mod_bits_shift(pwrdm->prcm_offs, pwrstctrl_reg_offs,
  612. OMAP3430_LOGICSTATEST_MASK);
  613. }
  614. /**
  615. * pwrdm_read_mem_pwrst - get current memory bank power state
  616. * @pwrdm: struct powerdomain * to get current memory bank power state
  617. * @bank: memory bank number (0-3)
  618. *
  619. * Return the powerdomain @pwrdm's current memory power state for bank
  620. * @bank. Returns -EINVAL if the powerdomain pointer is null, -EEXIST if
  621. * the target memory bank does not exist or is not controllable, or
  622. * returns the current memory power state upon success.
  623. */
  624. int pwrdm_read_mem_pwrst(struct powerdomain *pwrdm, u8 bank)
  625. {
  626. u32 m;
  627. if (!pwrdm)
  628. return -EINVAL;
  629. if (pwrdm->banks < (bank + 1))
  630. return -EEXIST;
  631. if (pwrdm->flags & PWRDM_HAS_MPU_QUIRK)
  632. bank = 1;
  633. /*
  634. * The register bit names below may not correspond to the
  635. * actual names of the bits in each powerdomain's register,
  636. * but the type of value returned is the same for each
  637. * powerdomain.
  638. */
  639. switch (bank) {
  640. case 0:
  641. m = OMAP_MEM0_STATEST_MASK;
  642. break;
  643. case 1:
  644. m = OMAP_MEM1_STATEST_MASK;
  645. break;
  646. case 2:
  647. m = OMAP_MEM2_STATEST_MASK;
  648. break;
  649. case 3:
  650. m = OMAP_MEM3_STATEST_MASK;
  651. break;
  652. case 4:
  653. m = OMAP_MEM4_STATEST_MASK;
  654. break;
  655. default:
  656. WARN_ON(1); /* should never happen */
  657. return -EEXIST;
  658. }
  659. return prm_read_mod_bits_shift(pwrdm->prcm_offs,
  660. pwrstst_reg_offs, m);
  661. }
  662. /**
  663. * pwrdm_read_prev_mem_pwrst - get previous memory bank power state
  664. * @pwrdm: struct powerdomain * to get previous memory bank power state
  665. * @bank: memory bank number (0-3)
  666. *
  667. * Return the powerdomain @pwrdm's previous memory power state for
  668. * bank @bank. Returns -EINVAL if the powerdomain pointer is null,
  669. * -EEXIST if the target memory bank does not exist or is not
  670. * controllable, or returns the previous memory power state upon
  671. * success.
  672. */
  673. int pwrdm_read_prev_mem_pwrst(struct powerdomain *pwrdm, u8 bank)
  674. {
  675. u32 m;
  676. if (!pwrdm)
  677. return -EINVAL;
  678. if (pwrdm->banks < (bank + 1))
  679. return -EEXIST;
  680. if (pwrdm->flags & PWRDM_HAS_MPU_QUIRK)
  681. bank = 1;
  682. /*
  683. * The register bit names below may not correspond to the
  684. * actual names of the bits in each powerdomain's register,
  685. * but the type of value returned is the same for each
  686. * powerdomain.
  687. */
  688. switch (bank) {
  689. case 0:
  690. m = OMAP3430_LASTMEM1STATEENTERED_MASK;
  691. break;
  692. case 1:
  693. m = OMAP3430_LASTMEM2STATEENTERED_MASK;
  694. break;
  695. case 2:
  696. m = OMAP3430_LASTSHAREDL2CACHEFLATSTATEENTERED_MASK;
  697. break;
  698. case 3:
  699. m = OMAP3430_LASTL2FLATMEMSTATEENTERED_MASK;
  700. break;
  701. default:
  702. WARN_ON(1); /* should never happen */
  703. return -EEXIST;
  704. }
  705. return prm_read_mod_bits_shift(pwrdm->prcm_offs,
  706. OMAP3430_PM_PREPWSTST, m);
  707. }
  708. /**
  709. * pwrdm_read_mem_retst - get next memory bank power state
  710. * @pwrdm: struct powerdomain * to get mext memory bank power state
  711. * @bank: memory bank number (0-3)
  712. *
  713. * Return the powerdomain pwrdm's next memory power state for bank
  714. * x. Returns -EINVAL if the powerdomain pointer is null, -EEXIST if
  715. * the target memory bank does not exist or is not controllable, or
  716. * returns the next memory power state upon success.
  717. */
  718. int pwrdm_read_mem_retst(struct powerdomain *pwrdm, u8 bank)
  719. {
  720. u32 m;
  721. if (!pwrdm)
  722. return -EINVAL;
  723. if (pwrdm->banks < (bank + 1))
  724. return -EEXIST;
  725. /*
  726. * The register bit names below may not correspond to the
  727. * actual names of the bits in each powerdomain's register,
  728. * but the type of value returned is the same for each
  729. * powerdomain.
  730. */
  731. switch (bank) {
  732. case 0:
  733. m = OMAP_MEM0_RETSTATE_MASK;
  734. break;
  735. case 1:
  736. m = OMAP_MEM1_RETSTATE_MASK;
  737. break;
  738. case 2:
  739. m = OMAP_MEM2_RETSTATE_MASK;
  740. break;
  741. case 3:
  742. m = OMAP_MEM3_RETSTATE_MASK;
  743. break;
  744. case 4:
  745. m = OMAP_MEM4_RETSTATE_MASK;
  746. break;
  747. default:
  748. WARN_ON(1); /* should never happen */
  749. return -EEXIST;
  750. }
  751. return prm_read_mod_bits_shift(pwrdm->prcm_offs,
  752. pwrstctrl_reg_offs, m);
  753. }
  754. /**
  755. * pwrdm_clear_all_prev_pwrst - clear previous powerstate register for a pwrdm
  756. * @pwrdm: struct powerdomain * to clear
  757. *
  758. * Clear the powerdomain's previous power state register @pwrdm.
  759. * Clears the entire register, including logic and memory bank
  760. * previous power states. Returns -EINVAL if the powerdomain pointer
  761. * is null, or returns 0 upon success.
  762. */
  763. int pwrdm_clear_all_prev_pwrst(struct powerdomain *pwrdm)
  764. {
  765. if (!pwrdm)
  766. return -EINVAL;
  767. /*
  768. * XXX should get the powerdomain's current state here;
  769. * warn & fail if it is not ON.
  770. */
  771. pr_debug("powerdomain: clearing previous power state reg for %s\n",
  772. pwrdm->name);
  773. prm_write_mod_reg(0, pwrdm->prcm_offs, OMAP3430_PM_PREPWSTST);
  774. return 0;
  775. }
  776. /**
  777. * pwrdm_enable_hdwr_sar - enable automatic hardware SAR for a pwrdm
  778. * @pwrdm: struct powerdomain *
  779. *
  780. * Enable automatic context save-and-restore upon power state change
  781. * for some devices in the powerdomain @pwrdm. Warning: this only
  782. * affects a subset of devices in a powerdomain; check the TRM
  783. * closely. Returns -EINVAL if the powerdomain pointer is null or if
  784. * the powerdomain does not support automatic save-and-restore, or
  785. * returns 0 upon success.
  786. */
  787. int pwrdm_enable_hdwr_sar(struct powerdomain *pwrdm)
  788. {
  789. if (!pwrdm)
  790. return -EINVAL;
  791. if (!(pwrdm->flags & PWRDM_HAS_HDWR_SAR))
  792. return -EINVAL;
  793. pr_debug("powerdomain: %s: setting SAVEANDRESTORE bit\n",
  794. pwrdm->name);
  795. prm_rmw_mod_reg_bits(0, 1 << OMAP3430ES2_SAVEANDRESTORE_SHIFT,
  796. pwrdm->prcm_offs, pwrstctrl_reg_offs);
  797. return 0;
  798. }
  799. /**
  800. * pwrdm_disable_hdwr_sar - disable automatic hardware SAR for a pwrdm
  801. * @pwrdm: struct powerdomain *
  802. *
  803. * Disable automatic context save-and-restore upon power state change
  804. * for some devices in the powerdomain @pwrdm. Warning: this only
  805. * affects a subset of devices in a powerdomain; check the TRM
  806. * closely. Returns -EINVAL if the powerdomain pointer is null or if
  807. * the powerdomain does not support automatic save-and-restore, or
  808. * returns 0 upon success.
  809. */
  810. int pwrdm_disable_hdwr_sar(struct powerdomain *pwrdm)
  811. {
  812. if (!pwrdm)
  813. return -EINVAL;
  814. if (!(pwrdm->flags & PWRDM_HAS_HDWR_SAR))
  815. return -EINVAL;
  816. pr_debug("powerdomain: %s: clearing SAVEANDRESTORE bit\n",
  817. pwrdm->name);
  818. prm_rmw_mod_reg_bits(1 << OMAP3430ES2_SAVEANDRESTORE_SHIFT, 0,
  819. pwrdm->prcm_offs, pwrstctrl_reg_offs);
  820. return 0;
  821. }
  822. /**
  823. * pwrdm_has_hdwr_sar - test whether powerdomain supports hardware SAR
  824. * @pwrdm: struct powerdomain *
  825. *
  826. * Returns 1 if powerdomain @pwrdm supports hardware save-and-restore
  827. * for some devices, or 0 if it does not.
  828. */
  829. bool pwrdm_has_hdwr_sar(struct powerdomain *pwrdm)
  830. {
  831. return (pwrdm && pwrdm->flags & PWRDM_HAS_HDWR_SAR) ? 1 : 0;
  832. }
  833. /**
  834. * pwrdm_set_lowpwrstchange - Request a low power state change
  835. * @pwrdm: struct powerdomain *
  836. *
  837. * Allows a powerdomain to transtion to a lower power sleep state
  838. * from an existing sleep state without waking up the powerdomain.
  839. * Returns -EINVAL if the powerdomain pointer is null or if the
  840. * powerdomain does not support LOWPOWERSTATECHANGE, or returns 0
  841. * upon success.
  842. */
  843. int pwrdm_set_lowpwrstchange(struct powerdomain *pwrdm)
  844. {
  845. if (!pwrdm)
  846. return -EINVAL;
  847. if (!(pwrdm->flags & PWRDM_HAS_LOWPOWERSTATECHANGE))
  848. return -EINVAL;
  849. pr_debug("powerdomain: %s: setting LOWPOWERSTATECHANGE bit\n",
  850. pwrdm->name);
  851. prm_rmw_mod_reg_bits(OMAP4430_LOWPOWERSTATECHANGE_MASK,
  852. (1 << OMAP4430_LOWPOWERSTATECHANGE_SHIFT),
  853. pwrdm->prcm_offs, pwrstctrl_reg_offs);
  854. return 0;
  855. }
  856. /**
  857. * pwrdm_wait_transition - wait for powerdomain power transition to finish
  858. * @pwrdm: struct powerdomain * to wait for
  859. *
  860. * If the powerdomain @pwrdm is in the process of a state transition,
  861. * spin until it completes the power transition, or until an iteration
  862. * bailout value is reached. Returns -EINVAL if the powerdomain
  863. * pointer is null, -EAGAIN if the bailout value was reached, or
  864. * returns 0 upon success.
  865. */
  866. int pwrdm_wait_transition(struct powerdomain *pwrdm)
  867. {
  868. u32 c = 0;
  869. if (!pwrdm)
  870. return -EINVAL;
  871. /*
  872. * REVISIT: pwrdm_wait_transition() may be better implemented
  873. * via a callback and a periodic timer check -- how long do we expect
  874. * powerdomain transitions to take?
  875. */
  876. /* XXX Is this udelay() value meaningful? */
  877. while ((prm_read_mod_reg(pwrdm->prcm_offs, pwrstst_reg_offs) &
  878. OMAP_INTRANSITION_MASK) &&
  879. (c++ < PWRDM_TRANSITION_BAILOUT))
  880. udelay(1);
  881. if (c > PWRDM_TRANSITION_BAILOUT) {
  882. printk(KERN_ERR "powerdomain: waited too long for "
  883. "powerdomain %s to complete transition\n", pwrdm->name);
  884. return -EAGAIN;
  885. }
  886. pr_debug("powerdomain: completed transition in %d loops\n", c);
  887. return 0;
  888. }
  889. int pwrdm_state_switch(struct powerdomain *pwrdm)
  890. {
  891. return _pwrdm_state_switch(pwrdm, PWRDM_STATE_NOW);
  892. }
  893. int pwrdm_clkdm_state_switch(struct clockdomain *clkdm)
  894. {
  895. if (clkdm != NULL && clkdm->pwrdm.ptr != NULL) {
  896. pwrdm_wait_transition(clkdm->pwrdm.ptr);
  897. return pwrdm_state_switch(clkdm->pwrdm.ptr);
  898. }
  899. return -EINVAL;
  900. }
  901. int pwrdm_pre_transition(void)
  902. {
  903. pwrdm_for_each(_pwrdm_pre_transition_cb, NULL);
  904. return 0;
  905. }
  906. int pwrdm_post_transition(void)
  907. {
  908. pwrdm_for_each(_pwrdm_post_transition_cb, NULL);
  909. return 0;
  910. }