board-n8x0.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707
  1. /*
  2. * linux/arch/arm/mach-omap2/board-n8x0.c
  3. *
  4. * Copyright (C) 2005-2009 Nokia Corporation
  5. * Author: Juha Yrjola <juha.yrjola@nokia.com>
  6. *
  7. * Modified from mach-omap2/board-generic.c
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/clk.h>
  14. #include <linux/delay.h>
  15. #include <linux/gpio.h>
  16. #include <linux/init.h>
  17. #include <linux/io.h>
  18. #include <linux/stddef.h>
  19. #include <linux/i2c.h>
  20. #include <linux/spi/spi.h>
  21. #include <linux/usb/musb.h>
  22. #include <asm/mach/arch.h>
  23. #include <asm/mach-types.h>
  24. #include <plat/board.h>
  25. #include <plat/common.h>
  26. #include <plat/menelaus.h>
  27. #include <mach/irqs.h>
  28. #include <plat/mcspi.h>
  29. #include <plat/onenand.h>
  30. #include <plat/mmc.h>
  31. #include <plat/serial.h>
  32. #include "mux.h"
  33. static int slot1_cover_open;
  34. static int slot2_cover_open;
  35. static struct device *mmc_device;
  36. #define TUSB6010_ASYNC_CS 1
  37. #define TUSB6010_SYNC_CS 4
  38. #define TUSB6010_GPIO_INT 58
  39. #define TUSB6010_GPIO_ENABLE 0
  40. #define TUSB6010_DMACHAN 0x3f
  41. #if defined(CONFIG_USB_TUSB6010) || \
  42. defined(CONFIG_USB_TUSB6010_MODULE)
  43. /*
  44. * Enable or disable power to TUSB6010. When enabling, turn on 3.3 V and
  45. * 1.5 V voltage regulators of PM companion chip. Companion chip will then
  46. * provide then PGOOD signal to TUSB6010 which will release it from reset.
  47. */
  48. static int tusb_set_power(int state)
  49. {
  50. int i, retval = 0;
  51. if (state) {
  52. gpio_set_value(TUSB6010_GPIO_ENABLE, 1);
  53. msleep(1);
  54. /* Wait until TUSB6010 pulls INT pin down */
  55. i = 100;
  56. while (i && gpio_get_value(TUSB6010_GPIO_INT)) {
  57. msleep(1);
  58. i--;
  59. }
  60. if (!i) {
  61. printk(KERN_ERR "tusb: powerup failed\n");
  62. retval = -ENODEV;
  63. }
  64. } else {
  65. gpio_set_value(TUSB6010_GPIO_ENABLE, 0);
  66. msleep(10);
  67. }
  68. return retval;
  69. }
  70. static struct musb_hdrc_config musb_config = {
  71. .multipoint = 1,
  72. .dyn_fifo = 1,
  73. .num_eps = 16,
  74. .ram_bits = 12,
  75. };
  76. static struct musb_hdrc_platform_data tusb_data = {
  77. #if defined(CONFIG_USB_MUSB_OTG)
  78. .mode = MUSB_OTG,
  79. #elif defined(CONFIG_USB_MUSB_PERIPHERAL)
  80. .mode = MUSB_PERIPHERAL,
  81. #else /* defined(CONFIG_USB_MUSB_HOST) */
  82. .mode = MUSB_HOST,
  83. #endif
  84. .set_power = tusb_set_power,
  85. .min_power = 25, /* x2 = 50 mA drawn from VBUS as peripheral */
  86. .power = 100, /* Max 100 mA VBUS for host mode */
  87. .config = &musb_config,
  88. };
  89. static void __init n8x0_usb_init(void)
  90. {
  91. int ret = 0;
  92. static char announce[] __initdata = KERN_INFO "TUSB 6010\n";
  93. /* PM companion chip power control pin */
  94. ret = gpio_request(TUSB6010_GPIO_ENABLE, "TUSB6010 enable");
  95. if (ret != 0) {
  96. printk(KERN_ERR "Could not get TUSB power GPIO%i\n",
  97. TUSB6010_GPIO_ENABLE);
  98. return;
  99. }
  100. gpio_direction_output(TUSB6010_GPIO_ENABLE, 0);
  101. tusb_set_power(0);
  102. ret = tusb6010_setup_interface(&tusb_data, TUSB6010_REFCLK_19, 2,
  103. TUSB6010_ASYNC_CS, TUSB6010_SYNC_CS,
  104. TUSB6010_GPIO_INT, TUSB6010_DMACHAN);
  105. if (ret != 0)
  106. goto err;
  107. printk(announce);
  108. return;
  109. err:
  110. gpio_free(TUSB6010_GPIO_ENABLE);
  111. }
  112. #else
  113. static void __init n8x0_usb_init(void) {}
  114. #endif /*CONFIG_USB_TUSB6010 */
  115. static struct omap2_mcspi_device_config p54spi_mcspi_config = {
  116. .turbo_mode = 0,
  117. .single_channel = 1,
  118. };
  119. static struct spi_board_info n800_spi_board_info[] __initdata = {
  120. {
  121. .modalias = "p54spi",
  122. .bus_num = 2,
  123. .chip_select = 0,
  124. .max_speed_hz = 48000000,
  125. .controller_data = &p54spi_mcspi_config,
  126. },
  127. };
  128. #if defined(CONFIG_MTD_ONENAND_OMAP2) || \
  129. defined(CONFIG_MTD_ONENAND_OMAP2_MODULE)
  130. static struct mtd_partition onenand_partitions[] = {
  131. {
  132. .name = "bootloader",
  133. .offset = 0,
  134. .size = 0x20000,
  135. .mask_flags = MTD_WRITEABLE, /* Force read-only */
  136. },
  137. {
  138. .name = "config",
  139. .offset = MTDPART_OFS_APPEND,
  140. .size = 0x60000,
  141. },
  142. {
  143. .name = "kernel",
  144. .offset = MTDPART_OFS_APPEND,
  145. .size = 0x200000,
  146. },
  147. {
  148. .name = "initfs",
  149. .offset = MTDPART_OFS_APPEND,
  150. .size = 0x400000,
  151. },
  152. {
  153. .name = "rootfs",
  154. .offset = MTDPART_OFS_APPEND,
  155. .size = MTDPART_SIZ_FULL,
  156. },
  157. };
  158. static struct omap_onenand_platform_data board_onenand_data = {
  159. .cs = 0,
  160. .gpio_irq = 26,
  161. .parts = onenand_partitions,
  162. .nr_parts = ARRAY_SIZE(onenand_partitions),
  163. .flags = ONENAND_SYNC_READ,
  164. };
  165. static void __init n8x0_onenand_init(void)
  166. {
  167. gpmc_onenand_init(&board_onenand_data);
  168. }
  169. #else
  170. static void __init n8x0_onenand_init(void) {}
  171. #endif
  172. #if defined(CONFIG_MENELAUS) && \
  173. (defined(CONFIG_MMC_OMAP) || defined(CONFIG_MMC_OMAP_MODULE))
  174. /*
  175. * On both N800 and N810, only the first of the two MMC controllers is in use.
  176. * The two MMC slots are multiplexed via Menelaus companion chip over I2C.
  177. * On N800, both slots are powered via Menelaus. On N810, only one of the
  178. * slots is powered via Menelaus. The N810 EMMC is powered via GPIO.
  179. *
  180. * VMMC slot 1 on both N800 and N810
  181. * VDCDC3_APE and VMCS2_APE slot 2 on N800
  182. * GPIO23 and GPIO9 slot 2 EMMC on N810
  183. *
  184. */
  185. #define N8X0_SLOT_SWITCH_GPIO 96
  186. #define N810_EMMC_VSD_GPIO 23
  187. #define N810_EMMC_VIO_GPIO 9
  188. static int n8x0_mmc_switch_slot(struct device *dev, int slot)
  189. {
  190. #ifdef CONFIG_MMC_DEBUG
  191. dev_dbg(dev, "Choose slot %d\n", slot + 1);
  192. #endif
  193. gpio_set_value(N8X0_SLOT_SWITCH_GPIO, slot);
  194. return 0;
  195. }
  196. static int n8x0_mmc_set_power_menelaus(struct device *dev, int slot,
  197. int power_on, int vdd)
  198. {
  199. int mV;
  200. #ifdef CONFIG_MMC_DEBUG
  201. dev_dbg(dev, "Set slot %d power: %s (vdd %d)\n", slot + 1,
  202. power_on ? "on" : "off", vdd);
  203. #endif
  204. if (slot == 0) {
  205. if (!power_on)
  206. return menelaus_set_vmmc(0);
  207. switch (1 << vdd) {
  208. case MMC_VDD_33_34:
  209. case MMC_VDD_32_33:
  210. case MMC_VDD_31_32:
  211. mV = 3100;
  212. break;
  213. case MMC_VDD_30_31:
  214. mV = 3000;
  215. break;
  216. case MMC_VDD_28_29:
  217. mV = 2800;
  218. break;
  219. case MMC_VDD_165_195:
  220. mV = 1850;
  221. break;
  222. default:
  223. BUG();
  224. }
  225. return menelaus_set_vmmc(mV);
  226. } else {
  227. if (!power_on)
  228. return menelaus_set_vdcdc(3, 0);
  229. switch (1 << vdd) {
  230. case MMC_VDD_33_34:
  231. case MMC_VDD_32_33:
  232. mV = 3300;
  233. break;
  234. case MMC_VDD_30_31:
  235. case MMC_VDD_29_30:
  236. mV = 3000;
  237. break;
  238. case MMC_VDD_28_29:
  239. case MMC_VDD_27_28:
  240. mV = 2800;
  241. break;
  242. case MMC_VDD_24_25:
  243. case MMC_VDD_23_24:
  244. mV = 2400;
  245. break;
  246. case MMC_VDD_22_23:
  247. case MMC_VDD_21_22:
  248. mV = 2200;
  249. break;
  250. case MMC_VDD_20_21:
  251. mV = 2000;
  252. break;
  253. case MMC_VDD_165_195:
  254. mV = 1800;
  255. break;
  256. default:
  257. BUG();
  258. }
  259. return menelaus_set_vdcdc(3, mV);
  260. }
  261. return 0;
  262. }
  263. static void n810_set_power_emmc(struct device *dev,
  264. int power_on)
  265. {
  266. dev_dbg(dev, "Set EMMC power %s\n", power_on ? "on" : "off");
  267. if (power_on) {
  268. gpio_set_value(N810_EMMC_VSD_GPIO, 1);
  269. msleep(1);
  270. gpio_set_value(N810_EMMC_VIO_GPIO, 1);
  271. msleep(1);
  272. } else {
  273. gpio_set_value(N810_EMMC_VIO_GPIO, 0);
  274. msleep(50);
  275. gpio_set_value(N810_EMMC_VSD_GPIO, 0);
  276. msleep(50);
  277. }
  278. }
  279. static int n8x0_mmc_set_power(struct device *dev, int slot, int power_on,
  280. int vdd)
  281. {
  282. if (machine_is_nokia_n800() || slot == 0)
  283. return n8x0_mmc_set_power_menelaus(dev, slot, power_on, vdd);
  284. n810_set_power_emmc(dev, power_on);
  285. return 0;
  286. }
  287. static int n8x0_mmc_set_bus_mode(struct device *dev, int slot, int bus_mode)
  288. {
  289. int r;
  290. dev_dbg(dev, "Set slot %d bus mode %s\n", slot + 1,
  291. bus_mode == MMC_BUSMODE_OPENDRAIN ? "open-drain" : "push-pull");
  292. BUG_ON(slot != 0 && slot != 1);
  293. slot++;
  294. switch (bus_mode) {
  295. case MMC_BUSMODE_OPENDRAIN:
  296. r = menelaus_set_mmc_opendrain(slot, 1);
  297. break;
  298. case MMC_BUSMODE_PUSHPULL:
  299. r = menelaus_set_mmc_opendrain(slot, 0);
  300. break;
  301. default:
  302. BUG();
  303. }
  304. if (r != 0 && printk_ratelimit())
  305. dev_err(dev, "MMC: unable to set bus mode for slot %d\n",
  306. slot);
  307. return r;
  308. }
  309. static int n8x0_mmc_get_cover_state(struct device *dev, int slot)
  310. {
  311. slot++;
  312. BUG_ON(slot != 1 && slot != 2);
  313. if (slot == 1)
  314. return slot1_cover_open;
  315. else
  316. return slot2_cover_open;
  317. }
  318. static void n8x0_mmc_callback(void *data, u8 card_mask)
  319. {
  320. int bit, *openp, index;
  321. if (machine_is_nokia_n800()) {
  322. bit = 1 << 1;
  323. openp = &slot2_cover_open;
  324. index = 1;
  325. } else {
  326. bit = 1;
  327. openp = &slot1_cover_open;
  328. index = 0;
  329. }
  330. if (card_mask & bit)
  331. *openp = 1;
  332. else
  333. *openp = 0;
  334. omap_mmc_notify_cover_event(mmc_device, index, *openp);
  335. }
  336. void n8x0_mmc_slot1_cover_handler(void *arg, int closed_state)
  337. {
  338. if (mmc_device == NULL)
  339. return;
  340. slot1_cover_open = !closed_state;
  341. omap_mmc_notify_cover_event(mmc_device, 0, closed_state);
  342. }
  343. static int n8x0_mmc_late_init(struct device *dev)
  344. {
  345. int r, bit, *openp;
  346. int vs2sel;
  347. mmc_device = dev;
  348. r = menelaus_set_slot_sel(1);
  349. if (r < 0)
  350. return r;
  351. if (machine_is_nokia_n800())
  352. vs2sel = 0;
  353. else
  354. vs2sel = 2;
  355. r = menelaus_set_mmc_slot(2, 0, vs2sel, 1);
  356. if (r < 0)
  357. return r;
  358. n8x0_mmc_set_power(dev, 0, MMC_POWER_ON, 16); /* MMC_VDD_28_29 */
  359. n8x0_mmc_set_power(dev, 1, MMC_POWER_ON, 16);
  360. r = menelaus_set_mmc_slot(1, 1, 0, 1);
  361. if (r < 0)
  362. return r;
  363. r = menelaus_set_mmc_slot(2, 1, vs2sel, 1);
  364. if (r < 0)
  365. return r;
  366. r = menelaus_get_slot_pin_states();
  367. if (r < 0)
  368. return r;
  369. if (machine_is_nokia_n800()) {
  370. bit = 1 << 1;
  371. openp = &slot2_cover_open;
  372. } else {
  373. bit = 1;
  374. openp = &slot1_cover_open;
  375. slot2_cover_open = 0;
  376. }
  377. /* All slot pin bits seem to be inversed until first switch change */
  378. if (r == 0xf || r == (0xf & ~bit))
  379. r = ~r;
  380. if (r & bit)
  381. *openp = 1;
  382. else
  383. *openp = 0;
  384. r = menelaus_register_mmc_callback(n8x0_mmc_callback, NULL);
  385. return r;
  386. }
  387. static void n8x0_mmc_shutdown(struct device *dev)
  388. {
  389. int vs2sel;
  390. if (machine_is_nokia_n800())
  391. vs2sel = 0;
  392. else
  393. vs2sel = 2;
  394. menelaus_set_mmc_slot(1, 0, 0, 0);
  395. menelaus_set_mmc_slot(2, 0, vs2sel, 0);
  396. }
  397. static void n8x0_mmc_cleanup(struct device *dev)
  398. {
  399. menelaus_unregister_mmc_callback();
  400. gpio_free(N8X0_SLOT_SWITCH_GPIO);
  401. if (machine_is_nokia_n810()) {
  402. gpio_free(N810_EMMC_VSD_GPIO);
  403. gpio_free(N810_EMMC_VIO_GPIO);
  404. }
  405. }
  406. /*
  407. * MMC controller1 has two slots that are multiplexed via I2C.
  408. * MMC controller2 is not in use.
  409. */
  410. static struct omap_mmc_platform_data mmc1_data = {
  411. .nr_slots = 2,
  412. .switch_slot = n8x0_mmc_switch_slot,
  413. .init = n8x0_mmc_late_init,
  414. .cleanup = n8x0_mmc_cleanup,
  415. .shutdown = n8x0_mmc_shutdown,
  416. .max_freq = 24000000,
  417. .dma_mask = 0xffffffff,
  418. .slots[0] = {
  419. .wires = 4,
  420. .set_power = n8x0_mmc_set_power,
  421. .set_bus_mode = n8x0_mmc_set_bus_mode,
  422. .get_cover_state = n8x0_mmc_get_cover_state,
  423. .ocr_mask = MMC_VDD_165_195 | MMC_VDD_30_31 |
  424. MMC_VDD_32_33 | MMC_VDD_33_34,
  425. .name = "internal",
  426. },
  427. .slots[1] = {
  428. .set_power = n8x0_mmc_set_power,
  429. .set_bus_mode = n8x0_mmc_set_bus_mode,
  430. .get_cover_state = n8x0_mmc_get_cover_state,
  431. .ocr_mask = MMC_VDD_165_195 | MMC_VDD_20_21 |
  432. MMC_VDD_21_22 | MMC_VDD_22_23 |
  433. MMC_VDD_23_24 | MMC_VDD_24_25 |
  434. MMC_VDD_27_28 | MMC_VDD_28_29 |
  435. MMC_VDD_29_30 | MMC_VDD_30_31 |
  436. MMC_VDD_32_33 | MMC_VDD_33_34,
  437. .name = "external",
  438. },
  439. };
  440. static struct omap_mmc_platform_data *mmc_data[OMAP24XX_NR_MMC];
  441. void __init n8x0_mmc_init(void)
  442. {
  443. int err;
  444. if (machine_is_nokia_n810()) {
  445. mmc1_data.slots[0].name = "external";
  446. /*
  447. * Some Samsung Movinand chips do not like open-ended
  448. * multi-block reads and fall to braind-dead state
  449. * while doing so. Reducing the number of blocks in
  450. * the transfer or delays in clock disable do not help
  451. */
  452. mmc1_data.slots[1].name = "internal";
  453. mmc1_data.slots[1].ban_openended = 1;
  454. }
  455. err = gpio_request(N8X0_SLOT_SWITCH_GPIO, "MMC slot switch");
  456. if (err)
  457. return;
  458. gpio_direction_output(N8X0_SLOT_SWITCH_GPIO, 0);
  459. if (machine_is_nokia_n810()) {
  460. err = gpio_request(N810_EMMC_VSD_GPIO, "MMC slot 2 Vddf");
  461. if (err) {
  462. gpio_free(N8X0_SLOT_SWITCH_GPIO);
  463. return;
  464. }
  465. gpio_direction_output(N810_EMMC_VSD_GPIO, 0);
  466. err = gpio_request(N810_EMMC_VIO_GPIO, "MMC slot 2 Vdd");
  467. if (err) {
  468. gpio_free(N8X0_SLOT_SWITCH_GPIO);
  469. gpio_free(N810_EMMC_VSD_GPIO);
  470. return;
  471. }
  472. gpio_direction_output(N810_EMMC_VIO_GPIO, 0);
  473. }
  474. mmc_data[0] = &mmc1_data;
  475. omap2_init_mmc(mmc_data, OMAP24XX_NR_MMC);
  476. }
  477. #else
  478. void __init n8x0_mmc_init(void)
  479. {
  480. }
  481. void n8x0_mmc_slot1_cover_handler(void *arg, int state)
  482. {
  483. }
  484. #endif /* CONFIG_MMC_OMAP */
  485. #ifdef CONFIG_MENELAUS
  486. static int n8x0_auto_sleep_regulators(void)
  487. {
  488. u32 val;
  489. int ret;
  490. val = EN_VPLL_SLEEP | EN_VMMC_SLEEP \
  491. | EN_VAUX_SLEEP | EN_VIO_SLEEP \
  492. | EN_VMEM_SLEEP | EN_DC3_SLEEP \
  493. | EN_VC_SLEEP | EN_DC2_SLEEP;
  494. ret = menelaus_set_regulator_sleep(1, val);
  495. if (ret < 0) {
  496. printk(KERN_ERR "Could not set regulators to sleep on "
  497. "menelaus: %u\n", ret);
  498. return ret;
  499. }
  500. return 0;
  501. }
  502. static int n8x0_auto_voltage_scale(void)
  503. {
  504. int ret;
  505. ret = menelaus_set_vcore_hw(1400, 1050);
  506. if (ret < 0) {
  507. printk(KERN_ERR "Could not set VCORE voltage on "
  508. "menelaus: %u\n", ret);
  509. return ret;
  510. }
  511. return 0;
  512. }
  513. static int n8x0_menelaus_late_init(struct device *dev)
  514. {
  515. int ret;
  516. ret = n8x0_auto_voltage_scale();
  517. if (ret < 0)
  518. return ret;
  519. ret = n8x0_auto_sleep_regulators();
  520. if (ret < 0)
  521. return ret;
  522. return 0;
  523. }
  524. static struct i2c_board_info __initdata n8x0_i2c_board_info_1[] = {
  525. {
  526. I2C_BOARD_INFO("menelaus", 0x72),
  527. .irq = INT_24XX_SYS_NIRQ,
  528. },
  529. };
  530. static struct menelaus_platform_data n8x0_menelaus_platform_data = {
  531. .late_init = n8x0_menelaus_late_init,
  532. };
  533. static void __init n8x0_menelaus_init(void)
  534. {
  535. n8x0_i2c_board_info_1[0].platform_data = &n8x0_menelaus_platform_data;
  536. omap_register_i2c_bus(1, 400, n8x0_i2c_board_info_1,
  537. ARRAY_SIZE(n8x0_i2c_board_info_1));
  538. }
  539. #else
  540. static inline void __init n8x0_menelaus_init(void)
  541. {
  542. }
  543. #endif
  544. static void __init n8x0_map_io(void)
  545. {
  546. omap2_set_globals_242x();
  547. omap242x_map_common_io();
  548. }
  549. static void __init n8x0_init_irq(void)
  550. {
  551. omap2_init_common_hw(NULL, NULL);
  552. omap_init_irq();
  553. omap_gpio_init();
  554. }
  555. #ifdef CONFIG_OMAP_MUX
  556. static struct omap_board_mux board_mux[] __initdata = {
  557. { .reg_offset = OMAP_MUX_TERMINATOR },
  558. };
  559. #else
  560. #define board_mux NULL
  561. #endif
  562. static void __init n8x0_init_machine(void)
  563. {
  564. omap2420_mux_init(board_mux, OMAP_PACKAGE_ZAC);
  565. /* FIXME: add n810 spi devices */
  566. spi_register_board_info(n800_spi_board_info,
  567. ARRAY_SIZE(n800_spi_board_info));
  568. omap_serial_init();
  569. n8x0_menelaus_init();
  570. n8x0_onenand_init();
  571. n8x0_mmc_init();
  572. n8x0_usb_init();
  573. }
  574. MACHINE_START(NOKIA_N800, "Nokia N800")
  575. .phys_io = 0x48000000,
  576. .io_pg_offst = ((0xfa000000) >> 18) & 0xfffc,
  577. .boot_params = 0x80000100,
  578. .map_io = n8x0_map_io,
  579. .reserve = omap_reserve,
  580. .init_irq = n8x0_init_irq,
  581. .init_machine = n8x0_init_machine,
  582. .timer = &omap_timer,
  583. MACHINE_END
  584. MACHINE_START(NOKIA_N810, "Nokia N810")
  585. .phys_io = 0x48000000,
  586. .io_pg_offst = ((0xfa000000) >> 18) & 0xfffc,
  587. .boot_params = 0x80000100,
  588. .map_io = n8x0_map_io,
  589. .reserve = omap_reserve,
  590. .init_irq = n8x0_init_irq,
  591. .init_machine = n8x0_init_machine,
  592. .timer = &omap_timer,
  593. MACHINE_END
  594. MACHINE_START(NOKIA_N810_WIMAX, "Nokia N810 WiMAX")
  595. .phys_io = 0x48000000,
  596. .io_pg_offst = ((0xfa000000) >> 18) & 0xfffc,
  597. .boot_params = 0x80000100,
  598. .map_io = n8x0_map_io,
  599. .reserve = omap_reserve,
  600. .init_irq = n8x0_init_irq,
  601. .init_machine = n8x0_init_machine,
  602. .timer = &omap_timer,
  603. MACHINE_END