opp_data.c 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * linux/arch/arm/mach-omap1/opp_data.c
  3. *
  4. * Copyright (C) 2004 - 2005 Nokia corporation
  5. * Written by Tuukka Tikkanen <tuukka.tikkanen@elektrobit.com>
  6. * Based on clocks.h by Tony Lindgren, Gordon McNutt and RidgeRun, Inc
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #include "opp.h"
  13. /*-------------------------------------------------------------------------
  14. * Omap1 MPU rate table
  15. *-------------------------------------------------------------------------*/
  16. struct mpu_rate omap1_rate_table[] = {
  17. /* MPU MHz, xtal MHz, dpll1 MHz, CKCTL, DPLL_CTL
  18. * NOTE: Comment order here is different from bits in CKCTL value:
  19. * armdiv, dspdiv, dspmmu, tcdiv, perdiv, lcddiv
  20. */
  21. #if defined(CONFIG_OMAP_ARM_216MHZ)
  22. { 216000000, 12000000, 216000000, 0x050d, 0x2910 }, /* 1/1/2/2/2/8 */
  23. #endif
  24. #if defined(CONFIG_OMAP_ARM_195MHZ)
  25. { 195000000, 13000000, 195000000, 0x050e, 0x2790 }, /* 1/1/2/2/4/8 */
  26. #endif
  27. #if defined(CONFIG_OMAP_ARM_192MHZ)
  28. { 192000000, 19200000, 192000000, 0x050f, 0x2510 }, /* 1/1/2/2/8/8 */
  29. { 192000000, 12000000, 192000000, 0x050f, 0x2810 }, /* 1/1/2/2/8/8 */
  30. { 96000000, 12000000, 192000000, 0x055f, 0x2810 }, /* 2/2/2/2/8/8 */
  31. { 48000000, 12000000, 192000000, 0x0baf, 0x2810 }, /* 4/4/4/8/8/8 */
  32. { 24000000, 12000000, 192000000, 0x0fff, 0x2810 }, /* 8/8/8/8/8/8 */
  33. #endif
  34. #if defined(CONFIG_OMAP_ARM_182MHZ)
  35. { 182000000, 13000000, 182000000, 0x050e, 0x2710 }, /* 1/1/2/2/4/8 */
  36. #endif
  37. #if defined(CONFIG_OMAP_ARM_168MHZ)
  38. { 168000000, 12000000, 168000000, 0x010f, 0x2710 }, /* 1/1/1/2/8/8 */
  39. #endif
  40. #if defined(CONFIG_OMAP_ARM_150MHZ)
  41. { 150000000, 12000000, 150000000, 0x010a, 0x2cb0 }, /* 1/1/1/2/4/4 */
  42. #endif
  43. #if defined(CONFIG_OMAP_ARM_120MHZ)
  44. { 120000000, 12000000, 120000000, 0x010a, 0x2510 }, /* 1/1/1/2/4/4 */
  45. #endif
  46. #if defined(CONFIG_OMAP_ARM_96MHZ)
  47. { 96000000, 12000000, 96000000, 0x0005, 0x2410 }, /* 1/1/1/1/2/2 */
  48. #endif
  49. #if defined(CONFIG_OMAP_ARM_60MHZ)
  50. { 60000000, 12000000, 60000000, 0x0005, 0x2290 }, /* 1/1/1/1/2/2 */
  51. #endif
  52. #if defined(CONFIG_OMAP_ARM_30MHZ)
  53. { 30000000, 12000000, 60000000, 0x0555, 0x2290 }, /* 2/2/2/2/2/2 */
  54. #endif
  55. { 0, 0, 0, 0, 0 },
  56. };