board-h3.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457
  1. /*
  2. * linux/arch/arm/mach-omap1/board-h3.c
  3. *
  4. * This file contains OMAP1710 H3 specific code.
  5. *
  6. * Copyright (C) 2004 Texas Instruments, Inc.
  7. * Copyright (C) 2002 MontaVista Software, Inc.
  8. * Copyright (C) 2001 RidgeRun, Inc.
  9. * Author: RidgeRun, Inc.
  10. * Greg Lonnon (glonnon@ridgerun.com) or info@ridgerun.com
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License version 2 as
  14. * published by the Free Software Foundation.
  15. */
  16. #include <linux/types.h>
  17. #include <linux/init.h>
  18. #include <linux/major.h>
  19. #include <linux/kernel.h>
  20. #include <linux/platform_device.h>
  21. #include <linux/errno.h>
  22. #include <linux/workqueue.h>
  23. #include <linux/i2c.h>
  24. #include <linux/mtd/mtd.h>
  25. #include <linux/mtd/nand.h>
  26. #include <linux/mtd/partitions.h>
  27. #include <linux/mtd/physmap.h>
  28. #include <linux/input.h>
  29. #include <linux/spi/spi.h>
  30. #include <linux/i2c/tps65010.h>
  31. #include <linux/smc91x.h>
  32. #include <asm/setup.h>
  33. #include <asm/page.h>
  34. #include <mach/hardware.h>
  35. #include <asm/gpio.h>
  36. #include <asm/mach-types.h>
  37. #include <asm/mach/arch.h>
  38. #include <asm/mach/map.h>
  39. #include <mach/irqs.h>
  40. #include <plat/mux.h>
  41. #include <plat/tc.h>
  42. #include <plat/usb.h>
  43. #include <plat/keypad.h>
  44. #include <plat/dma.h>
  45. #include <plat/common.h>
  46. #include <plat/flash.h>
  47. #include "board-h3.h"
  48. /* In OMAP1710 H3 the Ethernet is directly connected to CS1 */
  49. #define OMAP1710_ETHR_START 0x04000300
  50. #define H3_TS_GPIO 48
  51. static int h3_keymap[] = {
  52. KEY(0, 0, KEY_LEFT),
  53. KEY(0, 1, KEY_RIGHT),
  54. KEY(0, 2, KEY_3),
  55. KEY(0, 3, KEY_F10),
  56. KEY(0, 4, KEY_F5),
  57. KEY(0, 5, KEY_9),
  58. KEY(1, 0, KEY_DOWN),
  59. KEY(1, 1, KEY_UP),
  60. KEY(1, 2, KEY_2),
  61. KEY(1, 3, KEY_F9),
  62. KEY(1, 4, KEY_F7),
  63. KEY(1, 5, KEY_0),
  64. KEY(2, 0, KEY_ENTER),
  65. KEY(2, 1, KEY_6),
  66. KEY(2, 2, KEY_1),
  67. KEY(2, 3, KEY_F2),
  68. KEY(2, 4, KEY_F6),
  69. KEY(2, 5, KEY_HOME),
  70. KEY(3, 0, KEY_8),
  71. KEY(3, 1, KEY_5),
  72. KEY(3, 2, KEY_F12),
  73. KEY(3, 3, KEY_F3),
  74. KEY(3, 4, KEY_F8),
  75. KEY(3, 5, KEY_END),
  76. KEY(4, 0, KEY_7),
  77. KEY(4, 1, KEY_4),
  78. KEY(4, 2, KEY_F11),
  79. KEY(4, 3, KEY_F1),
  80. KEY(4, 4, KEY_F4),
  81. KEY(4, 5, KEY_ESC),
  82. KEY(5, 0, KEY_F13),
  83. KEY(5, 1, KEY_F14),
  84. KEY(5, 2, KEY_F15),
  85. KEY(5, 3, KEY_F16),
  86. KEY(5, 4, KEY_SLEEP),
  87. 0
  88. };
  89. static struct mtd_partition nor_partitions[] = {
  90. /* bootloader (U-Boot, etc) in first sector */
  91. {
  92. .name = "bootloader",
  93. .offset = 0,
  94. .size = SZ_128K,
  95. .mask_flags = MTD_WRITEABLE, /* force read-only */
  96. },
  97. /* bootloader params in the next sector */
  98. {
  99. .name = "params",
  100. .offset = MTDPART_OFS_APPEND,
  101. .size = SZ_128K,
  102. .mask_flags = 0,
  103. },
  104. /* kernel */
  105. {
  106. .name = "kernel",
  107. .offset = MTDPART_OFS_APPEND,
  108. .size = SZ_2M,
  109. .mask_flags = 0
  110. },
  111. /* file system */
  112. {
  113. .name = "filesystem",
  114. .offset = MTDPART_OFS_APPEND,
  115. .size = MTDPART_SIZ_FULL,
  116. .mask_flags = 0
  117. }
  118. };
  119. static struct physmap_flash_data nor_data = {
  120. .width = 2,
  121. .set_vpp = omap1_set_vpp,
  122. .parts = nor_partitions,
  123. .nr_parts = ARRAY_SIZE(nor_partitions),
  124. };
  125. static struct resource nor_resource = {
  126. /* This is on CS3, wherever it's mapped */
  127. .flags = IORESOURCE_MEM,
  128. };
  129. static struct platform_device nor_device = {
  130. .name = "physmap-flash",
  131. .id = 0,
  132. .dev = {
  133. .platform_data = &nor_data,
  134. },
  135. .num_resources = 1,
  136. .resource = &nor_resource,
  137. };
  138. static struct mtd_partition nand_partitions[] = {
  139. #if 0
  140. /* REVISIT: enable these partitions if you make NAND BOOT work */
  141. {
  142. .name = "xloader",
  143. .offset = 0,
  144. .size = 64 * 1024,
  145. .mask_flags = MTD_WRITEABLE, /* force read-only */
  146. },
  147. {
  148. .name = "bootloader",
  149. .offset = MTDPART_OFS_APPEND,
  150. .size = 256 * 1024,
  151. .mask_flags = MTD_WRITEABLE, /* force read-only */
  152. },
  153. {
  154. .name = "params",
  155. .offset = MTDPART_OFS_APPEND,
  156. .size = 192 * 1024,
  157. },
  158. {
  159. .name = "kernel",
  160. .offset = MTDPART_OFS_APPEND,
  161. .size = 2 * SZ_1M,
  162. },
  163. #endif
  164. {
  165. .name = "filesystem",
  166. .size = MTDPART_SIZ_FULL,
  167. .offset = MTDPART_OFS_APPEND,
  168. },
  169. };
  170. static void nand_cmd_ctl(struct mtd_info *mtd, int cmd, unsigned int ctrl)
  171. {
  172. struct nand_chip *this = mtd->priv;
  173. unsigned long mask;
  174. if (cmd == NAND_CMD_NONE)
  175. return;
  176. mask = (ctrl & NAND_CLE) ? 0x02 : 0;
  177. if (ctrl & NAND_ALE)
  178. mask |= 0x04;
  179. writeb(cmd, (unsigned long)this->IO_ADDR_W | mask);
  180. }
  181. #define H3_NAND_RB_GPIO_PIN 10
  182. static int nand_dev_ready(struct mtd_info *mtd)
  183. {
  184. return gpio_get_value(H3_NAND_RB_GPIO_PIN);
  185. }
  186. static const char *part_probes[] = { "cmdlinepart", NULL };
  187. struct platform_nand_data nand_platdata = {
  188. .chip = {
  189. .nr_chips = 1,
  190. .chip_offset = 0,
  191. .nr_partitions = ARRAY_SIZE(nand_partitions),
  192. .partitions = nand_partitions,
  193. .options = NAND_SAMSUNG_LP_OPTIONS,
  194. .part_probe_types = part_probes,
  195. },
  196. .ctrl = {
  197. .cmd_ctrl = nand_cmd_ctl,
  198. .dev_ready = nand_dev_ready,
  199. },
  200. };
  201. static struct resource nand_resource = {
  202. .flags = IORESOURCE_MEM,
  203. };
  204. static struct platform_device nand_device = {
  205. .name = "gen_nand",
  206. .id = 0,
  207. .dev = {
  208. .platform_data = &nand_platdata,
  209. },
  210. .num_resources = 1,
  211. .resource = &nand_resource,
  212. };
  213. static struct smc91x_platdata smc91x_info = {
  214. .flags = SMC91X_USE_16BIT | SMC91X_NOWAIT,
  215. .leda = RPC_LED_100_10,
  216. .ledb = RPC_LED_TX_RX,
  217. };
  218. static struct resource smc91x_resources[] = {
  219. [0] = {
  220. .start = OMAP1710_ETHR_START, /* Physical */
  221. .end = OMAP1710_ETHR_START + 0xf,
  222. .flags = IORESOURCE_MEM,
  223. },
  224. [1] = {
  225. .start = OMAP_GPIO_IRQ(40),
  226. .end = OMAP_GPIO_IRQ(40),
  227. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWEDGE,
  228. },
  229. };
  230. static struct platform_device smc91x_device = {
  231. .name = "smc91x",
  232. .id = 0,
  233. .dev = {
  234. .platform_data = &smc91x_info,
  235. },
  236. .num_resources = ARRAY_SIZE(smc91x_resources),
  237. .resource = smc91x_resources,
  238. };
  239. #define GPTIMER_BASE 0xFFFB1400
  240. #define GPTIMER_REGS(x) (0xFFFB1400 + (x * 0x800))
  241. #define GPTIMER_REGS_SIZE 0x46
  242. static struct resource intlat_resources[] = {
  243. [0] = {
  244. .start = GPTIMER_REGS(0), /* Physical */
  245. .end = GPTIMER_REGS(0) + GPTIMER_REGS_SIZE,
  246. .flags = IORESOURCE_MEM,
  247. },
  248. [1] = {
  249. .start = INT_1610_GPTIMER1,
  250. .end = INT_1610_GPTIMER1,
  251. .flags = IORESOURCE_IRQ,
  252. },
  253. };
  254. static struct platform_device intlat_device = {
  255. .name = "omap_intlat",
  256. .id = 0,
  257. .num_resources = ARRAY_SIZE(intlat_resources),
  258. .resource = intlat_resources,
  259. };
  260. static struct resource h3_kp_resources[] = {
  261. [0] = {
  262. .start = INT_KEYBOARD,
  263. .end = INT_KEYBOARD,
  264. .flags = IORESOURCE_IRQ,
  265. },
  266. };
  267. static struct omap_kp_platform_data h3_kp_data = {
  268. .rows = 8,
  269. .cols = 8,
  270. .keymap = h3_keymap,
  271. .keymapsize = ARRAY_SIZE(h3_keymap),
  272. .rep = 1,
  273. .delay = 9,
  274. .dbounce = 1,
  275. };
  276. static struct platform_device h3_kp_device = {
  277. .name = "omap-keypad",
  278. .id = -1,
  279. .dev = {
  280. .platform_data = &h3_kp_data,
  281. },
  282. .num_resources = ARRAY_SIZE(h3_kp_resources),
  283. .resource = h3_kp_resources,
  284. };
  285. static struct platform_device h3_lcd_device = {
  286. .name = "lcd_h3",
  287. .id = -1,
  288. };
  289. static struct spi_board_info h3_spi_board_info[] __initdata = {
  290. [0] = {
  291. .modalias = "tsc2101",
  292. .bus_num = 2,
  293. .chip_select = 0,
  294. .irq = OMAP_GPIO_IRQ(H3_TS_GPIO),
  295. .max_speed_hz = 16000000,
  296. /* .platform_data = &tsc_platform_data, */
  297. },
  298. };
  299. static struct platform_device *devices[] __initdata = {
  300. &nor_device,
  301. &nand_device,
  302. &smc91x_device,
  303. &intlat_device,
  304. &h3_kp_device,
  305. &h3_lcd_device,
  306. };
  307. static struct omap_usb_config h3_usb_config __initdata = {
  308. /* usb1 has a Mini-AB port and external isp1301 transceiver */
  309. .otg = 2,
  310. #ifdef CONFIG_USB_GADGET_OMAP
  311. .hmc_mode = 19, /* 0:host(off) 1:dev|otg 2:disabled */
  312. #elif defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
  313. /* NONSTANDARD CABLE NEEDED (B-to-Mini-B) */
  314. .hmc_mode = 20, /* 1:dev|otg(off) 1:host 2:disabled */
  315. #endif
  316. .pins[1] = 3,
  317. };
  318. static struct omap_lcd_config h3_lcd_config __initdata = {
  319. .ctrl_name = "internal",
  320. };
  321. static struct omap_board_config_kernel h3_config[] __initdata = {
  322. { OMAP_TAG_LCD, &h3_lcd_config },
  323. };
  324. static struct i2c_board_info __initdata h3_i2c_board_info[] = {
  325. {
  326. I2C_BOARD_INFO("tps65013", 0x48),
  327. /* .irq = OMAP_GPIO_IRQ(??), */
  328. },
  329. {
  330. I2C_BOARD_INFO("isp1301_omap", 0x2d),
  331. .irq = OMAP_GPIO_IRQ(14),
  332. },
  333. };
  334. static void __init h3_init(void)
  335. {
  336. /* Here we assume the NOR boot config: NOR on CS3 (possibly swapped
  337. * to address 0 by a dip switch), NAND on CS2B. The NAND driver will
  338. * notice whether a NAND chip is enabled at probe time.
  339. *
  340. * H3 support NAND-boot, with a dip switch to put NOR on CS2B and NAND
  341. * (which on H2 may be 16bit) on CS3. Try detecting that in code here,
  342. * to avoid probing every possible flash configuration...
  343. */
  344. nor_resource.end = nor_resource.start = omap_cs3_phys();
  345. nor_resource.end += SZ_32M - 1;
  346. nand_resource.end = nand_resource.start = OMAP_CS2B_PHYS;
  347. nand_resource.end += SZ_4K - 1;
  348. if (gpio_request(H3_NAND_RB_GPIO_PIN, "NAND ready") < 0)
  349. BUG();
  350. gpio_direction_input(H3_NAND_RB_GPIO_PIN);
  351. /* GPIO10 Func_MUX_CTRL reg bit 29:27, Configure V2 to mode1 as GPIO */
  352. /* GPIO10 pullup/down register, Enable pullup on GPIO10 */
  353. omap_cfg_reg(V2_1710_GPIO10);
  354. /* Mux pins for keypad */
  355. omap_cfg_reg(F18_1610_KBC0);
  356. omap_cfg_reg(D20_1610_KBC1);
  357. omap_cfg_reg(D19_1610_KBC2);
  358. omap_cfg_reg(E18_1610_KBC3);
  359. omap_cfg_reg(C21_1610_KBC4);
  360. omap_cfg_reg(G18_1610_KBR0);
  361. omap_cfg_reg(F19_1610_KBR1);
  362. omap_cfg_reg(H14_1610_KBR2);
  363. omap_cfg_reg(E20_1610_KBR3);
  364. omap_cfg_reg(E19_1610_KBR4);
  365. omap_cfg_reg(N19_1610_KBR5);
  366. platform_add_devices(devices, ARRAY_SIZE(devices));
  367. spi_register_board_info(h3_spi_board_info,
  368. ARRAY_SIZE(h3_spi_board_info));
  369. omap_board_config = h3_config;
  370. omap_board_config_size = ARRAY_SIZE(h3_config);
  371. omap_serial_init();
  372. omap_register_i2c_bus(1, 100, h3_i2c_board_info,
  373. ARRAY_SIZE(h3_i2c_board_info));
  374. omap1_usb_init(&h3_usb_config);
  375. h3_mmc_init();
  376. }
  377. static void __init h3_init_smc91x(void)
  378. {
  379. omap_cfg_reg(W15_1710_GPIO40);
  380. if (gpio_request(40, "SMC91x irq") < 0) {
  381. printk("Error requesting gpio 40 for smc91x irq\n");
  382. return;
  383. }
  384. }
  385. static void __init h3_init_irq(void)
  386. {
  387. omap1_init_common_hw();
  388. omap_init_irq();
  389. omap_gpio_init();
  390. h3_init_smc91x();
  391. }
  392. static void __init h3_map_io(void)
  393. {
  394. omap1_map_common_io();
  395. }
  396. MACHINE_START(OMAP_H3, "TI OMAP1710 H3 board")
  397. /* Maintainer: Texas Instruments, Inc. */
  398. .phys_io = 0xfff00000,
  399. .io_pg_offst = ((0xfef00000) >> 18) & 0xfffc,
  400. .boot_params = 0x10000100,
  401. .map_io = h3_map_io,
  402. .reserve = omap_reserve,
  403. .init_irq = h3_init_irq,
  404. .init_machine = h3_init,
  405. .timer = &omap_timer,
  406. MACHINE_END