mach-armadillo5x0.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581
  1. /*
  2. * armadillo5x0.c
  3. *
  4. * Copyright 2009 Alberto Panizzo <maramaopercheseimorto@gmail.com>
  5. * updates in http://alberdroid.blogspot.com/
  6. *
  7. * Based on Atmark Techno, Inc. armadillo 500 BSP 2008
  8. * Based on mx31ads.c and pcm037.c Great Work!
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
  23. * MA 02110-1301, USA.
  24. */
  25. #include <linux/types.h>
  26. #include <linux/init.h>
  27. #include <linux/clk.h>
  28. #include <linux/platform_device.h>
  29. #include <linux/gpio.h>
  30. #include <linux/smsc911x.h>
  31. #include <linux/interrupt.h>
  32. #include <linux/irq.h>
  33. #include <linux/mtd/physmap.h>
  34. #include <linux/io.h>
  35. #include <linux/input.h>
  36. #include <linux/gpio_keys.h>
  37. #include <linux/i2c.h>
  38. #include <linux/usb/otg.h>
  39. #include <linux/usb/ulpi.h>
  40. #include <linux/delay.h>
  41. #include <mach/hardware.h>
  42. #include <asm/mach-types.h>
  43. #include <asm/mach/arch.h>
  44. #include <asm/mach/time.h>
  45. #include <asm/memory.h>
  46. #include <asm/mach/map.h>
  47. #include <mach/common.h>
  48. #include <mach/iomux-mx3.h>
  49. #include <mach/mmc.h>
  50. #include <mach/ipu.h>
  51. #include <mach/mx3fb.h>
  52. #include <mach/mxc_ehci.h>
  53. #include <mach/ulpi.h>
  54. #include "devices-imx31.h"
  55. #include "devices.h"
  56. #include "crm_regs.h"
  57. static int armadillo5x0_pins[] = {
  58. /* UART1 */
  59. MX31_PIN_CTS1__CTS1,
  60. MX31_PIN_RTS1__RTS1,
  61. MX31_PIN_TXD1__TXD1,
  62. MX31_PIN_RXD1__RXD1,
  63. /* UART2 */
  64. MX31_PIN_CTS2__CTS2,
  65. MX31_PIN_RTS2__RTS2,
  66. MX31_PIN_TXD2__TXD2,
  67. MX31_PIN_RXD2__RXD2,
  68. /* LAN9118_IRQ */
  69. IOMUX_MODE(MX31_PIN_GPIO1_0, IOMUX_CONFIG_GPIO),
  70. /* SDHC1 */
  71. MX31_PIN_SD1_DATA3__SD1_DATA3,
  72. MX31_PIN_SD1_DATA2__SD1_DATA2,
  73. MX31_PIN_SD1_DATA1__SD1_DATA1,
  74. MX31_PIN_SD1_DATA0__SD1_DATA0,
  75. MX31_PIN_SD1_CLK__SD1_CLK,
  76. MX31_PIN_SD1_CMD__SD1_CMD,
  77. /* Framebuffer */
  78. MX31_PIN_LD0__LD0,
  79. MX31_PIN_LD1__LD1,
  80. MX31_PIN_LD2__LD2,
  81. MX31_PIN_LD3__LD3,
  82. MX31_PIN_LD4__LD4,
  83. MX31_PIN_LD5__LD5,
  84. MX31_PIN_LD6__LD6,
  85. MX31_PIN_LD7__LD7,
  86. MX31_PIN_LD8__LD8,
  87. MX31_PIN_LD9__LD9,
  88. MX31_PIN_LD10__LD10,
  89. MX31_PIN_LD11__LD11,
  90. MX31_PIN_LD12__LD12,
  91. MX31_PIN_LD13__LD13,
  92. MX31_PIN_LD14__LD14,
  93. MX31_PIN_LD15__LD15,
  94. MX31_PIN_LD16__LD16,
  95. MX31_PIN_LD17__LD17,
  96. MX31_PIN_VSYNC3__VSYNC3,
  97. MX31_PIN_HSYNC__HSYNC,
  98. MX31_PIN_FPSHIFT__FPSHIFT,
  99. MX31_PIN_DRDY0__DRDY0,
  100. IOMUX_MODE(MX31_PIN_LCS1, IOMUX_CONFIG_GPIO), /*ADV7125_PSAVE*/
  101. /* I2C2 */
  102. MX31_PIN_CSPI2_MOSI__SCL,
  103. MX31_PIN_CSPI2_MISO__SDA,
  104. /* OTG */
  105. MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
  106. MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
  107. MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
  108. MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
  109. MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
  110. MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
  111. MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
  112. MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
  113. MX31_PIN_USBOTG_CLK__USBOTG_CLK,
  114. MX31_PIN_USBOTG_DIR__USBOTG_DIR,
  115. MX31_PIN_USBOTG_NXT__USBOTG_NXT,
  116. MX31_PIN_USBOTG_STP__USBOTG_STP,
  117. /* USB host 2 */
  118. IOMUX_MODE(MX31_PIN_USBH2_CLK, IOMUX_CONFIG_FUNC),
  119. IOMUX_MODE(MX31_PIN_USBH2_DIR, IOMUX_CONFIG_FUNC),
  120. IOMUX_MODE(MX31_PIN_USBH2_NXT, IOMUX_CONFIG_FUNC),
  121. IOMUX_MODE(MX31_PIN_USBH2_STP, IOMUX_CONFIG_FUNC),
  122. IOMUX_MODE(MX31_PIN_USBH2_DATA0, IOMUX_CONFIG_FUNC),
  123. IOMUX_MODE(MX31_PIN_USBH2_DATA1, IOMUX_CONFIG_FUNC),
  124. IOMUX_MODE(MX31_PIN_STXD3, IOMUX_CONFIG_FUNC),
  125. IOMUX_MODE(MX31_PIN_SRXD3, IOMUX_CONFIG_FUNC),
  126. IOMUX_MODE(MX31_PIN_SCK3, IOMUX_CONFIG_FUNC),
  127. IOMUX_MODE(MX31_PIN_SFS3, IOMUX_CONFIG_FUNC),
  128. IOMUX_MODE(MX31_PIN_STXD6, IOMUX_CONFIG_FUNC),
  129. IOMUX_MODE(MX31_PIN_SRXD6, IOMUX_CONFIG_FUNC),
  130. };
  131. /* USB */
  132. #if defined(CONFIG_USB_ULPI)
  133. #define OTG_RESET IOMUX_TO_GPIO(MX31_PIN_STXD4)
  134. #define USBH2_RESET IOMUX_TO_GPIO(MX31_PIN_SCK6)
  135. #define USBH2_CS IOMUX_TO_GPIO(MX31_PIN_GPIO1_3)
  136. #define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
  137. PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
  138. static int usbotg_init(struct platform_device *pdev)
  139. {
  140. int err;
  141. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG);
  142. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG);
  143. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG);
  144. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG);
  145. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG);
  146. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG);
  147. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG);
  148. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG);
  149. mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG);
  150. mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG);
  151. mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG);
  152. mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG);
  153. /* Chip already enabled by hardware */
  154. /* OTG phy reset*/
  155. err = gpio_request(OTG_RESET, "USB-OTG-RESET");
  156. if (err) {
  157. pr_err("Failed to request the usb otg reset gpio\n");
  158. return err;
  159. }
  160. err = gpio_direction_output(OTG_RESET, 1/*HIGH*/);
  161. if (err) {
  162. pr_err("Failed to reset the usb otg phy\n");
  163. goto otg_free_reset;
  164. }
  165. gpio_set_value(OTG_RESET, 0/*LOW*/);
  166. mdelay(5);
  167. gpio_set_value(OTG_RESET, 1/*HIGH*/);
  168. return 0;
  169. otg_free_reset:
  170. gpio_free(OTG_RESET);
  171. return err;
  172. }
  173. static int usbh2_init(struct platform_device *pdev)
  174. {
  175. int err;
  176. mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG);
  177. mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG);
  178. mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG);
  179. mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG);
  180. mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG);
  181. mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG);
  182. mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG);
  183. mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG);
  184. mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG);
  185. mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG);
  186. mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG);
  187. mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG);
  188. mxc_iomux_set_gpr(MUX_PGP_UH2, true);
  189. /* Enable the chip */
  190. err = gpio_request(USBH2_CS, "USB-H2-CS");
  191. if (err) {
  192. pr_err("Failed to request the usb host 2 CS gpio\n");
  193. return err;
  194. }
  195. err = gpio_direction_output(USBH2_CS, 0/*Enabled*/);
  196. if (err) {
  197. pr_err("Failed to drive the usb host 2 CS gpio\n");
  198. goto h2_free_cs;
  199. }
  200. /* H2 phy reset*/
  201. err = gpio_request(USBH2_RESET, "USB-H2-RESET");
  202. if (err) {
  203. pr_err("Failed to request the usb host 2 reset gpio\n");
  204. goto h2_free_cs;
  205. }
  206. err = gpio_direction_output(USBH2_RESET, 1/*HIGH*/);
  207. if (err) {
  208. pr_err("Failed to reset the usb host 2 phy\n");
  209. goto h2_free_reset;
  210. }
  211. gpio_set_value(USBH2_RESET, 0/*LOW*/);
  212. mdelay(5);
  213. gpio_set_value(USBH2_RESET, 1/*HIGH*/);
  214. return 0;
  215. h2_free_reset:
  216. gpio_free(USBH2_RESET);
  217. h2_free_cs:
  218. gpio_free(USBH2_CS);
  219. return err;
  220. }
  221. static struct mxc_usbh_platform_data usbotg_pdata = {
  222. .init = usbotg_init,
  223. .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
  224. .flags = MXC_EHCI_POWER_PINS_ENABLED | MXC_EHCI_INTERFACE_DIFF_UNI,
  225. };
  226. static struct mxc_usbh_platform_data usbh2_pdata = {
  227. .init = usbh2_init,
  228. .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
  229. .flags = MXC_EHCI_POWER_PINS_ENABLED | MXC_EHCI_INTERFACE_DIFF_UNI,
  230. };
  231. #endif /* CONFIG_USB_ULPI */
  232. /* RTC over I2C*/
  233. #define ARMADILLO5X0_RTC_GPIO IOMUX_TO_GPIO(MX31_PIN_SRXD4)
  234. static struct i2c_board_info armadillo5x0_i2c_rtc = {
  235. I2C_BOARD_INFO("s35390a", 0x30),
  236. };
  237. /* GPIO BUTTONS */
  238. static struct gpio_keys_button armadillo5x0_buttons[] = {
  239. {
  240. .code = KEY_ENTER, /*28*/
  241. .gpio = IOMUX_TO_GPIO(MX31_PIN_SCLK0),
  242. .active_low = 1,
  243. .desc = "menu",
  244. .wakeup = 1,
  245. }, {
  246. .code = KEY_BACK, /*158*/
  247. .gpio = IOMUX_TO_GPIO(MX31_PIN_SRST0),
  248. .active_low = 1,
  249. .desc = "back",
  250. .wakeup = 1,
  251. }
  252. };
  253. static struct gpio_keys_platform_data armadillo5x0_button_data = {
  254. .buttons = armadillo5x0_buttons,
  255. .nbuttons = ARRAY_SIZE(armadillo5x0_buttons),
  256. };
  257. static struct platform_device armadillo5x0_button_device = {
  258. .name = "gpio-keys",
  259. .id = -1,
  260. .num_resources = 0,
  261. .dev = {
  262. .platform_data = &armadillo5x0_button_data,
  263. }
  264. };
  265. /*
  266. * NAND Flash
  267. */
  268. static const struct mxc_nand_platform_data
  269. armadillo5x0_nand_board_info __initconst = {
  270. .width = 1,
  271. .hw_ecc = 1,
  272. };
  273. /*
  274. * MTD NOR Flash
  275. */
  276. static struct mtd_partition armadillo5x0_nor_flash_partitions[] = {
  277. {
  278. .name = "nor.bootloader",
  279. .offset = 0x00000000,
  280. .size = 4*32*1024,
  281. }, {
  282. .name = "nor.kernel",
  283. .offset = MTDPART_OFS_APPEND,
  284. .size = 16*128*1024,
  285. }, {
  286. .name = "nor.userland",
  287. .offset = MTDPART_OFS_APPEND,
  288. .size = 110*128*1024,
  289. }, {
  290. .name = "nor.config",
  291. .offset = MTDPART_OFS_APPEND,
  292. .size = 1*128*1024,
  293. },
  294. };
  295. static struct physmap_flash_data armadillo5x0_nor_flash_pdata = {
  296. .width = 2,
  297. .parts = armadillo5x0_nor_flash_partitions,
  298. .nr_parts = ARRAY_SIZE(armadillo5x0_nor_flash_partitions),
  299. };
  300. static struct resource armadillo5x0_nor_flash_resource = {
  301. .flags = IORESOURCE_MEM,
  302. .start = MX31_CS0_BASE_ADDR,
  303. .end = MX31_CS0_BASE_ADDR + SZ_64M - 1,
  304. };
  305. static struct platform_device armadillo5x0_nor_flash = {
  306. .name = "physmap-flash",
  307. .id = -1,
  308. .num_resources = 1,
  309. .resource = &armadillo5x0_nor_flash_resource,
  310. };
  311. /*
  312. * FB support
  313. */
  314. static const struct fb_videomode fb_modedb[] = {
  315. { /* 640x480 @ 60 Hz */
  316. .name = "CRT-VGA",
  317. .refresh = 60,
  318. .xres = 640,
  319. .yres = 480,
  320. .pixclock = 39721,
  321. .left_margin = 35,
  322. .right_margin = 115,
  323. .upper_margin = 43,
  324. .lower_margin = 1,
  325. .hsync_len = 10,
  326. .vsync_len = 1,
  327. .sync = FB_SYNC_OE_ACT_HIGH,
  328. .vmode = FB_VMODE_NONINTERLACED,
  329. .flag = 0,
  330. }, {/* 800x600 @ 56 Hz */
  331. .name = "CRT-SVGA",
  332. .refresh = 56,
  333. .xres = 800,
  334. .yres = 600,
  335. .pixclock = 30000,
  336. .left_margin = 30,
  337. .right_margin = 108,
  338. .upper_margin = 13,
  339. .lower_margin = 10,
  340. .hsync_len = 10,
  341. .vsync_len = 1,
  342. .sync = FB_SYNC_OE_ACT_HIGH | FB_SYNC_HOR_HIGH_ACT |
  343. FB_SYNC_VERT_HIGH_ACT,
  344. .vmode = FB_VMODE_NONINTERLACED,
  345. .flag = 0,
  346. },
  347. };
  348. static struct ipu_platform_data mx3_ipu_data = {
  349. .irq_base = MXC_IPU_IRQ_START,
  350. };
  351. static struct mx3fb_platform_data mx3fb_pdata = {
  352. .dma_dev = &mx3_ipu.dev,
  353. .name = "CRT-VGA",
  354. .mode = fb_modedb,
  355. .num_modes = ARRAY_SIZE(fb_modedb),
  356. };
  357. /*
  358. * SDHC 1
  359. * MMC support
  360. */
  361. static int armadillo5x0_sdhc1_get_ro(struct device *dev)
  362. {
  363. return gpio_get_value(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
  364. }
  365. static int armadillo5x0_sdhc1_init(struct device *dev,
  366. irq_handler_t detect_irq, void *data)
  367. {
  368. int ret;
  369. int gpio_det, gpio_wp;
  370. gpio_det = IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK);
  371. gpio_wp = IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B);
  372. ret = gpio_request(gpio_det, "sdhc-card-detect");
  373. if (ret)
  374. return ret;
  375. gpio_direction_input(gpio_det);
  376. ret = gpio_request(gpio_wp, "sdhc-write-protect");
  377. if (ret)
  378. goto err_gpio_free;
  379. gpio_direction_input(gpio_wp);
  380. /* When supported the trigger type have to be BOTH */
  381. ret = request_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), detect_irq,
  382. IRQF_DISABLED | IRQF_TRIGGER_FALLING,
  383. "sdhc-detect", data);
  384. if (ret)
  385. goto err_gpio_free_2;
  386. return 0;
  387. err_gpio_free_2:
  388. gpio_free(gpio_wp);
  389. err_gpio_free:
  390. gpio_free(gpio_det);
  391. return ret;
  392. }
  393. static void armadillo5x0_sdhc1_exit(struct device *dev, void *data)
  394. {
  395. free_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), data);
  396. gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK));
  397. gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
  398. }
  399. static struct imxmmc_platform_data sdhc_pdata = {
  400. .get_ro = armadillo5x0_sdhc1_get_ro,
  401. .init = armadillo5x0_sdhc1_init,
  402. .exit = armadillo5x0_sdhc1_exit,
  403. };
  404. /*
  405. * SMSC 9118
  406. * Network support
  407. */
  408. static struct resource armadillo5x0_smc911x_resources[] = {
  409. {
  410. .start = MX31_CS3_BASE_ADDR,
  411. .end = MX31_CS3_BASE_ADDR + SZ_32M - 1,
  412. .flags = IORESOURCE_MEM,
  413. }, {
  414. .start = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
  415. .end = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
  416. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
  417. },
  418. };
  419. static struct smsc911x_platform_config smsc911x_info = {
  420. .flags = SMSC911X_USE_16BIT,
  421. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  422. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  423. };
  424. static struct platform_device armadillo5x0_smc911x_device = {
  425. .name = "smsc911x",
  426. .id = -1,
  427. .num_resources = ARRAY_SIZE(armadillo5x0_smc911x_resources),
  428. .resource = armadillo5x0_smc911x_resources,
  429. .dev = {
  430. .platform_data = &smsc911x_info,
  431. },
  432. };
  433. /* UART device data */
  434. static const struct imxuart_platform_data uart_pdata __initconst = {
  435. .flags = IMXUART_HAVE_RTSCTS,
  436. };
  437. static struct platform_device *devices[] __initdata = {
  438. &armadillo5x0_smc911x_device,
  439. &armadillo5x0_button_device,
  440. };
  441. /*
  442. * Perform board specific initializations
  443. */
  444. static void __init armadillo5x0_init(void)
  445. {
  446. mxc_iomux_setup_multiple_pins(armadillo5x0_pins,
  447. ARRAY_SIZE(armadillo5x0_pins), "armadillo5x0");
  448. platform_add_devices(devices, ARRAY_SIZE(devices));
  449. imx31_add_imx_i2c1(NULL);
  450. /* Register UART */
  451. imx31_add_imx_uart0(&uart_pdata);
  452. imx31_add_imx_uart1(&uart_pdata);
  453. /* SMSC9118 IRQ pin */
  454. gpio_direction_input(MX31_PIN_GPIO1_0);
  455. /* Register SDHC */
  456. mxc_register_device(&mxcsdhc_device0, &sdhc_pdata);
  457. /* Register FB */
  458. mxc_register_device(&mx3_ipu, &mx3_ipu_data);
  459. mxc_register_device(&mx3_fb, &mx3fb_pdata);
  460. /* Register NOR Flash */
  461. mxc_register_device(&armadillo5x0_nor_flash,
  462. &armadillo5x0_nor_flash_pdata);
  463. /* Register NAND Flash */
  464. imx31_add_mxc_nand(&armadillo5x0_nand_board_info);
  465. /* set NAND page size to 2k if not configured via boot mode pins */
  466. __raw_writel(__raw_readl(MXC_CCM_RCSR) | (1 << 30), MXC_CCM_RCSR);
  467. /* RTC */
  468. /* Get RTC IRQ and register the chip */
  469. if (gpio_request(ARMADILLO5X0_RTC_GPIO, "rtc") == 0) {
  470. if (gpio_direction_input(ARMADILLO5X0_RTC_GPIO) == 0)
  471. armadillo5x0_i2c_rtc.irq = gpio_to_irq(ARMADILLO5X0_RTC_GPIO);
  472. else
  473. gpio_free(ARMADILLO5X0_RTC_GPIO);
  474. }
  475. if (armadillo5x0_i2c_rtc.irq == 0)
  476. pr_warning("armadillo5x0_init: failed to get RTC IRQ\n");
  477. i2c_register_board_info(1, &armadillo5x0_i2c_rtc, 1);
  478. /* USB */
  479. #if defined(CONFIG_USB_ULPI)
  480. usbotg_pdata.otg = otg_ulpi_create(&mxc_ulpi_access_ops,
  481. ULPI_OTG_DRVVBUS | ULPI_OTG_DRVVBUS_EXT);
  482. usbh2_pdata.otg = otg_ulpi_create(&mxc_ulpi_access_ops,
  483. ULPI_OTG_DRVVBUS | ULPI_OTG_DRVVBUS_EXT);
  484. mxc_register_device(&mxc_otg_host, &usbotg_pdata);
  485. mxc_register_device(&mxc_usbh2, &usbh2_pdata);
  486. #endif
  487. }
  488. static void __init armadillo5x0_timer_init(void)
  489. {
  490. mx31_clocks_init(26000000);
  491. }
  492. static struct sys_timer armadillo5x0_timer = {
  493. .init = armadillo5x0_timer_init,
  494. };
  495. MACHINE_START(ARMADILLO5X0, "Armadillo-500")
  496. /* Maintainer: Alberto Panizzo */
  497. .phys_io = MX31_AIPS1_BASE_ADDR,
  498. .io_pg_offst = (MX31_AIPS1_BASE_ADDR_VIRT >> 18) & 0xfffc,
  499. .boot_params = MX3x_PHYS_OFFSET + 0x100,
  500. .map_io = mx31_map_io,
  501. .init_irq = mx31_init_irq,
  502. .timer = &armadillo5x0_timer,
  503. .init_machine = armadillo5x0_init,
  504. MACHINE_END