mpp.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
  1. /*
  2. * arch/arm/mach-mv78x00/mpp.c
  3. *
  4. * MPP functions for Marvell MV78x00 SoCs
  5. *
  6. * This file is licensed under the terms of the GNU General Public
  7. * License version 2. This program is licensed "as is" without any
  8. * warranty of any kind, whether express or implied.
  9. */
  10. #include <linux/kernel.h>
  11. #include <linux/init.h>
  12. #include <linux/mbus.h>
  13. #include <linux/io.h>
  14. #include <asm/gpio.h>
  15. #include <mach/hardware.h>
  16. #include "common.h"
  17. #include "mpp.h"
  18. static unsigned int __init mv78xx0_variant(void)
  19. {
  20. u32 dev, rev;
  21. mv78xx0_pcie_id(&dev, &rev);
  22. if (dev == MV78100_DEV_ID && rev >= MV78100_REV_A0)
  23. return MPP_78100_A0_MASK;
  24. printk(KERN_ERR "MPP setup: unknown mv78x00 variant "
  25. "(dev %#x rev %#x)\n", dev, rev);
  26. return 0;
  27. }
  28. #define MPP_CTRL(i) (DEV_BUS_VIRT_BASE + (i) * 4)
  29. #define MPP_NR_REGS (1 + MPP_MAX/8)
  30. void __init mv78xx0_mpp_conf(unsigned int *mpp_list)
  31. {
  32. u32 mpp_ctrl[MPP_NR_REGS];
  33. unsigned int variant_mask;
  34. int i;
  35. variant_mask = mv78xx0_variant();
  36. if (!variant_mask)
  37. return;
  38. /* Initialize gpiolib. */
  39. orion_gpio_init();
  40. printk(KERN_DEBUG "initial MPP regs:");
  41. for (i = 0; i < MPP_NR_REGS; i++) {
  42. mpp_ctrl[i] = readl(MPP_CTRL(i));
  43. printk(" %08x", mpp_ctrl[i]);
  44. }
  45. printk("\n");
  46. while (*mpp_list) {
  47. unsigned int num = MPP_NUM(*mpp_list);
  48. unsigned int sel = MPP_SEL(*mpp_list);
  49. int shift, gpio_mode;
  50. if (num > MPP_MAX) {
  51. printk(KERN_ERR "mv78xx0_mpp_conf: invalid MPP "
  52. "number (%u)\n", num);
  53. continue;
  54. }
  55. if (!(*mpp_list & variant_mask)) {
  56. printk(KERN_WARNING
  57. "mv78xx0_mpp_conf: requested MPP%u config "
  58. "unavailable on this hardware\n", num);
  59. continue;
  60. }
  61. shift = (num & 7) << 2;
  62. mpp_ctrl[num / 8] &= ~(0xf << shift);
  63. mpp_ctrl[num / 8] |= sel << shift;
  64. gpio_mode = 0;
  65. if (*mpp_list & MPP_INPUT_MASK)
  66. gpio_mode |= GPIO_INPUT_OK;
  67. if (*mpp_list & MPP_OUTPUT_MASK)
  68. gpio_mode |= GPIO_OUTPUT_OK;
  69. if (sel != 0)
  70. gpio_mode = 0;
  71. orion_gpio_set_valid(num, gpio_mode);
  72. mpp_list++;
  73. }
  74. printk(KERN_DEBUG " final MPP regs:");
  75. for (i = 0; i < MPP_NR_REGS; i++) {
  76. writel(mpp_ctrl[i], MPP_CTRL(i));
  77. printk(" %08x", mpp_ctrl[i]);
  78. }
  79. printk("\n");
  80. }