cpu.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168
  1. /*
  2. * arch/arm/mach-at91/include/mach/cpu.h
  3. *
  4. * Copyright (C) 2006 SAN People
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. */
  12. #ifndef __ASM_ARCH_CPU_H
  13. #define __ASM_ARCH_CPU_H
  14. #include <mach/hardware.h>
  15. #include <mach/at91_dbgu.h>
  16. #define ARCH_ID_AT91RM9200 0x09290780
  17. #define ARCH_ID_AT91SAM9260 0x019803a0
  18. #define ARCH_ID_AT91SAM9261 0x019703a0
  19. #define ARCH_ID_AT91SAM9263 0x019607a0
  20. #define ARCH_ID_AT91SAM9G10 0x019903a0
  21. #define ARCH_ID_AT91SAM9G20 0x019905a0
  22. #define ARCH_ID_AT91SAM9RL64 0x019b03a0
  23. #define ARCH_ID_AT91SAM9G45 0x819b05a0
  24. #define ARCH_ID_AT91SAM9G45MRL 0x819b05a2 /* aka 9G45-ES2 & non ES lots */
  25. #define ARCH_ID_AT91SAM9G45ES 0x819b05a1 /* 9G45-ES (Engineering Sample) */
  26. #define ARCH_ID_AT91CAP9 0x039A03A0
  27. #define ARCH_ID_AT91SAM9XE128 0x329973a0
  28. #define ARCH_ID_AT91SAM9XE256 0x329a93a0
  29. #define ARCH_ID_AT91SAM9XE512 0x329aa3a0
  30. #define ARCH_ID_AT572D940HF 0x0e0303e0
  31. #define ARCH_ID_AT91M40800 0x14080044
  32. #define ARCH_ID_AT91R40807 0x44080746
  33. #define ARCH_ID_AT91M40807 0x14080745
  34. #define ARCH_ID_AT91R40008 0x44000840
  35. static inline unsigned long at91_cpu_identify(void)
  36. {
  37. return (at91_sys_read(AT91_DBGU_CIDR) & ~AT91_CIDR_VERSION);
  38. }
  39. static inline unsigned long at91_cpu_fully_identify(void)
  40. {
  41. return at91_sys_read(AT91_DBGU_CIDR);
  42. }
  43. #define ARCH_EXID_AT91SAM9M11 0x00000001
  44. #define ARCH_EXID_AT91SAM9M10 0x00000002
  45. #define ARCH_EXID_AT91SAM9G46 0x00000003
  46. #define ARCH_EXID_AT91SAM9G45 0x00000004
  47. static inline unsigned long at91_exid_identify(void)
  48. {
  49. return at91_sys_read(AT91_DBGU_EXID);
  50. }
  51. #define ARCH_FAMILY_AT91X92 0x09200000
  52. #define ARCH_FAMILY_AT91SAM9 0x01900000
  53. #define ARCH_FAMILY_AT91SAM9XE 0x02900000
  54. static inline unsigned long at91_arch_identify(void)
  55. {
  56. return (at91_sys_read(AT91_DBGU_CIDR) & AT91_CIDR_ARCH);
  57. }
  58. #ifdef CONFIG_ARCH_AT91CAP9
  59. #include <mach/at91_pmc.h>
  60. #define ARCH_REVISION_CAP9_B 0x399
  61. #define ARCH_REVISION_CAP9_C 0x601
  62. static inline unsigned long at91cap9_rev_identify(void)
  63. {
  64. return (at91_sys_read(AT91_PMC_VER));
  65. }
  66. #endif
  67. #ifdef CONFIG_ARCH_AT91RM9200
  68. #define cpu_is_at91rm9200() (at91_cpu_identify() == ARCH_ID_AT91RM9200)
  69. #else
  70. #define cpu_is_at91rm9200() (0)
  71. #endif
  72. #ifdef CONFIG_ARCH_AT91SAM9260
  73. #define cpu_is_at91sam9xe() (at91_arch_identify() == ARCH_FAMILY_AT91SAM9XE)
  74. #define cpu_is_at91sam9260() ((at91_cpu_identify() == ARCH_ID_AT91SAM9260) || cpu_is_at91sam9xe())
  75. #else
  76. #define cpu_is_at91sam9xe() (0)
  77. #define cpu_is_at91sam9260() (0)
  78. #endif
  79. #ifdef CONFIG_ARCH_AT91SAM9G20
  80. #define cpu_is_at91sam9g20() (at91_cpu_identify() == ARCH_ID_AT91SAM9G20)
  81. #else
  82. #define cpu_is_at91sam9g20() (0)
  83. #endif
  84. #ifdef CONFIG_ARCH_AT91SAM9261
  85. #define cpu_is_at91sam9261() (at91_cpu_identify() == ARCH_ID_AT91SAM9261)
  86. #else
  87. #define cpu_is_at91sam9261() (0)
  88. #endif
  89. #ifdef CONFIG_ARCH_AT91SAM9G10
  90. #define cpu_is_at91sam9g10() ((at91_cpu_identify() & ~AT91_CIDR_EXT) == ARCH_ID_AT91SAM9G10)
  91. #else
  92. #define cpu_is_at91sam9g10() (0)
  93. #endif
  94. #ifdef CONFIG_ARCH_AT91SAM9263
  95. #define cpu_is_at91sam9263() (at91_cpu_identify() == ARCH_ID_AT91SAM9263)
  96. #else
  97. #define cpu_is_at91sam9263() (0)
  98. #endif
  99. #ifdef CONFIG_ARCH_AT91SAM9RL
  100. #define cpu_is_at91sam9rl() (at91_cpu_identify() == ARCH_ID_AT91SAM9RL64)
  101. #else
  102. #define cpu_is_at91sam9rl() (0)
  103. #endif
  104. #ifdef CONFIG_ARCH_AT91SAM9G45
  105. #define cpu_is_at91sam9g45() (at91_cpu_identify() == ARCH_ID_AT91SAM9G45)
  106. #define cpu_is_at91sam9g45es() (at91_cpu_fully_identify() == ARCH_ID_AT91SAM9G45ES)
  107. #define cpu_is_at91sam9m10() (cpu_is_at91sam9g45() && \
  108. (at91_exid_identify() == ARCH_EXID_AT91SAM9M10))
  109. #define cpu_is_at91sam9m46() (cpu_is_at91sam9g45() && \
  110. (at91_exid_identify() == ARCH_EXID_AT91SAM9G46))
  111. #define cpu_is_at91sam9m11() (cpu_is_at91sam9g45() && \
  112. (at91_exid_identify() == ARCH_EXID_AT91SAM9M11))
  113. #else
  114. #define cpu_is_at91sam9g45() (0)
  115. #define cpu_is_at91sam9g45es() (0)
  116. #define cpu_is_at91sam9m10() (0)
  117. #define cpu_is_at91sam9g46() (0)
  118. #define cpu_is_at91sam9m11() (0)
  119. #endif
  120. #ifdef CONFIG_ARCH_AT91CAP9
  121. #define cpu_is_at91cap9() (at91_cpu_identify() == ARCH_ID_AT91CAP9)
  122. #define cpu_is_at91cap9_revB() (at91cap9_rev_identify() == ARCH_REVISION_CAP9_B)
  123. #define cpu_is_at91cap9_revC() (at91cap9_rev_identify() == ARCH_REVISION_CAP9_C)
  124. #else
  125. #define cpu_is_at91cap9() (0)
  126. #define cpu_is_at91cap9_revB() (0)
  127. #define cpu_is_at91cap9_revC() (0)
  128. #endif
  129. #ifdef CONFIG_ARCH_AT572D940HF
  130. #define cpu_is_at572d940hf() (at91_cpu_identify() == ARCH_ID_AT572D940HF)
  131. #else
  132. #define cpu_is_at572d940hf() (0)
  133. #endif
  134. /*
  135. * Since this is ARM, we will never run on any AVR32 CPU. But these
  136. * definitions may reduce clutter in common drivers.
  137. */
  138. #define cpu_is_at32ap7000() (0)
  139. #endif