dma-mapping.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484
  1. #ifndef ASMARM_DMA_MAPPING_H
  2. #define ASMARM_DMA_MAPPING_H
  3. #ifdef __KERNEL__
  4. #include <linux/mm_types.h>
  5. #include <linux/scatterlist.h>
  6. #include <asm-generic/dma-coherent.h>
  7. #include <asm/memory.h>
  8. /*
  9. * page_to_dma/dma_to_virt/virt_to_dma are architecture private functions
  10. * used internally by the DMA-mapping API to provide DMA addresses. They
  11. * must not be used by drivers.
  12. */
  13. #ifndef __arch_page_to_dma
  14. static inline dma_addr_t page_to_dma(struct device *dev, struct page *page)
  15. {
  16. return (dma_addr_t)__pfn_to_bus(page_to_pfn(page));
  17. }
  18. static inline struct page *dma_to_page(struct device *dev, dma_addr_t addr)
  19. {
  20. return pfn_to_page(__bus_to_pfn(addr));
  21. }
  22. static inline void *dma_to_virt(struct device *dev, dma_addr_t addr)
  23. {
  24. return (void *)__bus_to_virt(addr);
  25. }
  26. static inline dma_addr_t virt_to_dma(struct device *dev, void *addr)
  27. {
  28. return (dma_addr_t)__virt_to_bus((unsigned long)(addr));
  29. }
  30. #else
  31. static inline dma_addr_t page_to_dma(struct device *dev, struct page *page)
  32. {
  33. return __arch_page_to_dma(dev, page);
  34. }
  35. static inline struct page *dma_to_page(struct device *dev, dma_addr_t addr)
  36. {
  37. return __arch_dma_to_page(dev, addr);
  38. }
  39. static inline void *dma_to_virt(struct device *dev, dma_addr_t addr)
  40. {
  41. return __arch_dma_to_virt(dev, addr);
  42. }
  43. static inline dma_addr_t virt_to_dma(struct device *dev, void *addr)
  44. {
  45. return __arch_virt_to_dma(dev, addr);
  46. }
  47. #endif
  48. /*
  49. * The DMA API is built upon the notion of "buffer ownership". A buffer
  50. * is either exclusively owned by the CPU (and therefore may be accessed
  51. * by it) or exclusively owned by the DMA device. These helper functions
  52. * represent the transitions between these two ownership states.
  53. *
  54. * Note, however, that on later ARMs, this notion does not work due to
  55. * speculative prefetches. We model our approach on the assumption that
  56. * the CPU does do speculative prefetches, which means we clean caches
  57. * before transfers and delay cache invalidation until transfer completion.
  58. *
  59. * Private support functions: these are not part of the API and are
  60. * liable to change. Drivers must not use these.
  61. */
  62. static inline void __dma_single_cpu_to_dev(const void *kaddr, size_t size,
  63. enum dma_data_direction dir)
  64. {
  65. extern void ___dma_single_cpu_to_dev(const void *, size_t,
  66. enum dma_data_direction);
  67. if (!arch_is_coherent())
  68. ___dma_single_cpu_to_dev(kaddr, size, dir);
  69. }
  70. static inline void __dma_single_dev_to_cpu(const void *kaddr, size_t size,
  71. enum dma_data_direction dir)
  72. {
  73. extern void ___dma_single_dev_to_cpu(const void *, size_t,
  74. enum dma_data_direction);
  75. if (!arch_is_coherent())
  76. ___dma_single_dev_to_cpu(kaddr, size, dir);
  77. }
  78. static inline void __dma_page_cpu_to_dev(struct page *page, unsigned long off,
  79. size_t size, enum dma_data_direction dir)
  80. {
  81. extern void ___dma_page_cpu_to_dev(struct page *, unsigned long,
  82. size_t, enum dma_data_direction);
  83. if (!arch_is_coherent())
  84. ___dma_page_cpu_to_dev(page, off, size, dir);
  85. }
  86. static inline void __dma_page_dev_to_cpu(struct page *page, unsigned long off,
  87. size_t size, enum dma_data_direction dir)
  88. {
  89. extern void ___dma_page_dev_to_cpu(struct page *, unsigned long,
  90. size_t, enum dma_data_direction);
  91. if (!arch_is_coherent())
  92. ___dma_page_dev_to_cpu(page, off, size, dir);
  93. }
  94. /*
  95. * Return whether the given device DMA address mask can be supported
  96. * properly. For example, if your device can only drive the low 24-bits
  97. * during bus mastering, then you would pass 0x00ffffff as the mask
  98. * to this function.
  99. *
  100. * FIXME: This should really be a platform specific issue - we should
  101. * return false if GFP_DMA allocations may not satisfy the supplied 'mask'.
  102. */
  103. static inline int dma_supported(struct device *dev, u64 mask)
  104. {
  105. if (mask < ISA_DMA_THRESHOLD)
  106. return 0;
  107. return 1;
  108. }
  109. static inline int dma_set_mask(struct device *dev, u64 dma_mask)
  110. {
  111. #ifdef CONFIG_DMABOUNCE
  112. if (dev->archdata.dmabounce) {
  113. if (dma_mask >= ISA_DMA_THRESHOLD)
  114. return 0;
  115. else
  116. return -EIO;
  117. }
  118. #endif
  119. if (!dev->dma_mask || !dma_supported(dev, dma_mask))
  120. return -EIO;
  121. *dev->dma_mask = dma_mask;
  122. return 0;
  123. }
  124. /*
  125. * DMA errors are defined by all-bits-set in the DMA address.
  126. */
  127. static inline int dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
  128. {
  129. return dma_addr == ~0;
  130. }
  131. /*
  132. * Dummy noncoherent implementation. We don't provide a dma_cache_sync
  133. * function so drivers using this API are highlighted with build warnings.
  134. */
  135. static inline void *dma_alloc_noncoherent(struct device *dev, size_t size,
  136. dma_addr_t *handle, gfp_t gfp)
  137. {
  138. return NULL;
  139. }
  140. static inline void dma_free_noncoherent(struct device *dev, size_t size,
  141. void *cpu_addr, dma_addr_t handle)
  142. {
  143. }
  144. /**
  145. * dma_alloc_coherent - allocate consistent memory for DMA
  146. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  147. * @size: required memory size
  148. * @handle: bus-specific DMA address
  149. *
  150. * Allocate some uncached, unbuffered memory for a device for
  151. * performing DMA. This function allocates pages, and will
  152. * return the CPU-viewed address, and sets @handle to be the
  153. * device-viewed address.
  154. */
  155. extern void *dma_alloc_coherent(struct device *, size_t, dma_addr_t *, gfp_t);
  156. /**
  157. * dma_free_coherent - free memory allocated by dma_alloc_coherent
  158. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  159. * @size: size of memory originally requested in dma_alloc_coherent
  160. * @cpu_addr: CPU-view address returned from dma_alloc_coherent
  161. * @handle: device-view address returned from dma_alloc_coherent
  162. *
  163. * Free (and unmap) a DMA buffer previously allocated by
  164. * dma_alloc_coherent().
  165. *
  166. * References to memory and mappings associated with cpu_addr/handle
  167. * during and after this call executing are illegal.
  168. */
  169. extern void dma_free_coherent(struct device *, size_t, void *, dma_addr_t);
  170. /**
  171. * dma_mmap_coherent - map a coherent DMA allocation into user space
  172. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  173. * @vma: vm_area_struct describing requested user mapping
  174. * @cpu_addr: kernel CPU-view address returned from dma_alloc_coherent
  175. * @handle: device-view address returned from dma_alloc_coherent
  176. * @size: size of memory originally requested in dma_alloc_coherent
  177. *
  178. * Map a coherent DMA buffer previously allocated by dma_alloc_coherent
  179. * into user space. The coherent DMA buffer must not be freed by the
  180. * driver until the user space mapping has been released.
  181. */
  182. int dma_mmap_coherent(struct device *, struct vm_area_struct *,
  183. void *, dma_addr_t, size_t);
  184. /**
  185. * dma_alloc_writecombine - allocate writecombining memory for DMA
  186. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  187. * @size: required memory size
  188. * @handle: bus-specific DMA address
  189. *
  190. * Allocate some uncached, buffered memory for a device for
  191. * performing DMA. This function allocates pages, and will
  192. * return the CPU-viewed address, and sets @handle to be the
  193. * device-viewed address.
  194. */
  195. extern void *dma_alloc_writecombine(struct device *, size_t, dma_addr_t *,
  196. gfp_t);
  197. #define dma_free_writecombine(dev,size,cpu_addr,handle) \
  198. dma_free_coherent(dev,size,cpu_addr,handle)
  199. int dma_mmap_writecombine(struct device *, struct vm_area_struct *,
  200. void *, dma_addr_t, size_t);
  201. #ifdef CONFIG_DMABOUNCE
  202. /*
  203. * For SA-1111, IXP425, and ADI systems the dma-mapping functions are "magic"
  204. * and utilize bounce buffers as needed to work around limited DMA windows.
  205. *
  206. * On the SA-1111, a bug limits DMA to only certain regions of RAM.
  207. * On the IXP425, the PCI inbound window is 64MB (256MB total RAM)
  208. * On some ADI engineering systems, PCI inbound window is 32MB (12MB total RAM)
  209. *
  210. * The following are helper functions used by the dmabounce subystem
  211. *
  212. */
  213. /**
  214. * dmabounce_register_dev
  215. *
  216. * @dev: valid struct device pointer
  217. * @small_buf_size: size of buffers to use with small buffer pool
  218. * @large_buf_size: size of buffers to use with large buffer pool (can be 0)
  219. *
  220. * This function should be called by low-level platform code to register
  221. * a device as requireing DMA buffer bouncing. The function will allocate
  222. * appropriate DMA pools for the device.
  223. *
  224. */
  225. extern int dmabounce_register_dev(struct device *, unsigned long,
  226. unsigned long);
  227. /**
  228. * dmabounce_unregister_dev
  229. *
  230. * @dev: valid struct device pointer
  231. *
  232. * This function should be called by low-level platform code when device
  233. * that was previously registered with dmabounce_register_dev is removed
  234. * from the system.
  235. *
  236. */
  237. extern void dmabounce_unregister_dev(struct device *);
  238. /**
  239. * dma_needs_bounce
  240. *
  241. * @dev: valid struct device pointer
  242. * @dma_handle: dma_handle of unbounced buffer
  243. * @size: size of region being mapped
  244. *
  245. * Platforms that utilize the dmabounce mechanism must implement
  246. * this function.
  247. *
  248. * The dmabounce routines call this function whenever a dma-mapping
  249. * is requested to determine whether a given buffer needs to be bounced
  250. * or not. The function must return 0 if the buffer is OK for
  251. * DMA access and 1 if the buffer needs to be bounced.
  252. *
  253. */
  254. extern int dma_needs_bounce(struct device*, dma_addr_t, size_t);
  255. /*
  256. * The DMA API, implemented by dmabounce.c. See below for descriptions.
  257. */
  258. extern dma_addr_t dma_map_single(struct device *, void *, size_t,
  259. enum dma_data_direction);
  260. extern void dma_unmap_single(struct device *, dma_addr_t, size_t,
  261. enum dma_data_direction);
  262. extern dma_addr_t dma_map_page(struct device *, struct page *,
  263. unsigned long, size_t, enum dma_data_direction);
  264. extern void dma_unmap_page(struct device *, dma_addr_t, size_t,
  265. enum dma_data_direction);
  266. /*
  267. * Private functions
  268. */
  269. int dmabounce_sync_for_cpu(struct device *, dma_addr_t, unsigned long,
  270. size_t, enum dma_data_direction);
  271. int dmabounce_sync_for_device(struct device *, dma_addr_t, unsigned long,
  272. size_t, enum dma_data_direction);
  273. #else
  274. static inline int dmabounce_sync_for_cpu(struct device *d, dma_addr_t addr,
  275. unsigned long offset, size_t size, enum dma_data_direction dir)
  276. {
  277. return 1;
  278. }
  279. static inline int dmabounce_sync_for_device(struct device *d, dma_addr_t addr,
  280. unsigned long offset, size_t size, enum dma_data_direction dir)
  281. {
  282. return 1;
  283. }
  284. /**
  285. * dma_map_single - map a single buffer for streaming DMA
  286. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  287. * @cpu_addr: CPU direct mapped address of buffer
  288. * @size: size of buffer to map
  289. * @dir: DMA transfer direction
  290. *
  291. * Ensure that any data held in the cache is appropriately discarded
  292. * or written back.
  293. *
  294. * The device owns this memory once this call has completed. The CPU
  295. * can regain ownership by calling dma_unmap_single() or
  296. * dma_sync_single_for_cpu().
  297. */
  298. static inline dma_addr_t dma_map_single(struct device *dev, void *cpu_addr,
  299. size_t size, enum dma_data_direction dir)
  300. {
  301. BUG_ON(!valid_dma_direction(dir));
  302. __dma_single_cpu_to_dev(cpu_addr, size, dir);
  303. return virt_to_dma(dev, cpu_addr);
  304. }
  305. /**
  306. * dma_map_page - map a portion of a page for streaming DMA
  307. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  308. * @page: page that buffer resides in
  309. * @offset: offset into page for start of buffer
  310. * @size: size of buffer to map
  311. * @dir: DMA transfer direction
  312. *
  313. * Ensure that any data held in the cache is appropriately discarded
  314. * or written back.
  315. *
  316. * The device owns this memory once this call has completed. The CPU
  317. * can regain ownership by calling dma_unmap_page().
  318. */
  319. static inline dma_addr_t dma_map_page(struct device *dev, struct page *page,
  320. unsigned long offset, size_t size, enum dma_data_direction dir)
  321. {
  322. BUG_ON(!valid_dma_direction(dir));
  323. __dma_page_cpu_to_dev(page, offset, size, dir);
  324. return page_to_dma(dev, page) + offset;
  325. }
  326. /**
  327. * dma_unmap_single - unmap a single buffer previously mapped
  328. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  329. * @handle: DMA address of buffer
  330. * @size: size of buffer (same as passed to dma_map_single)
  331. * @dir: DMA transfer direction (same as passed to dma_map_single)
  332. *
  333. * Unmap a single streaming mode DMA translation. The handle and size
  334. * must match what was provided in the previous dma_map_single() call.
  335. * All other usages are undefined.
  336. *
  337. * After this call, reads by the CPU to the buffer are guaranteed to see
  338. * whatever the device wrote there.
  339. */
  340. static inline void dma_unmap_single(struct device *dev, dma_addr_t handle,
  341. size_t size, enum dma_data_direction dir)
  342. {
  343. __dma_single_dev_to_cpu(dma_to_virt(dev, handle), size, dir);
  344. }
  345. /**
  346. * dma_unmap_page - unmap a buffer previously mapped through dma_map_page()
  347. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  348. * @handle: DMA address of buffer
  349. * @size: size of buffer (same as passed to dma_map_page)
  350. * @dir: DMA transfer direction (same as passed to dma_map_page)
  351. *
  352. * Unmap a page streaming mode DMA translation. The handle and size
  353. * must match what was provided in the previous dma_map_page() call.
  354. * All other usages are undefined.
  355. *
  356. * After this call, reads by the CPU to the buffer are guaranteed to see
  357. * whatever the device wrote there.
  358. */
  359. static inline void dma_unmap_page(struct device *dev, dma_addr_t handle,
  360. size_t size, enum dma_data_direction dir)
  361. {
  362. __dma_page_dev_to_cpu(dma_to_page(dev, handle), handle & ~PAGE_MASK,
  363. size, dir);
  364. }
  365. #endif /* CONFIG_DMABOUNCE */
  366. /**
  367. * dma_sync_single_range_for_cpu
  368. * @dev: valid struct device pointer, or NULL for ISA and EISA-like devices
  369. * @handle: DMA address of buffer
  370. * @offset: offset of region to start sync
  371. * @size: size of region to sync
  372. * @dir: DMA transfer direction (same as passed to dma_map_single)
  373. *
  374. * Make physical memory consistent for a single streaming mode DMA
  375. * translation after a transfer.
  376. *
  377. * If you perform a dma_map_single() but wish to interrogate the
  378. * buffer using the cpu, yet do not wish to teardown the PCI dma
  379. * mapping, you must call this function before doing so. At the
  380. * next point you give the PCI dma address back to the card, you
  381. * must first the perform a dma_sync_for_device, and then the
  382. * device again owns the buffer.
  383. */
  384. static inline void dma_sync_single_range_for_cpu(struct device *dev,
  385. dma_addr_t handle, unsigned long offset, size_t size,
  386. enum dma_data_direction dir)
  387. {
  388. BUG_ON(!valid_dma_direction(dir));
  389. if (!dmabounce_sync_for_cpu(dev, handle, offset, size, dir))
  390. return;
  391. __dma_single_dev_to_cpu(dma_to_virt(dev, handle) + offset, size, dir);
  392. }
  393. static inline void dma_sync_single_range_for_device(struct device *dev,
  394. dma_addr_t handle, unsigned long offset, size_t size,
  395. enum dma_data_direction dir)
  396. {
  397. BUG_ON(!valid_dma_direction(dir));
  398. if (!dmabounce_sync_for_device(dev, handle, offset, size, dir))
  399. return;
  400. __dma_single_cpu_to_dev(dma_to_virt(dev, handle) + offset, size, dir);
  401. }
  402. static inline void dma_sync_single_for_cpu(struct device *dev,
  403. dma_addr_t handle, size_t size, enum dma_data_direction dir)
  404. {
  405. dma_sync_single_range_for_cpu(dev, handle, 0, size, dir);
  406. }
  407. static inline void dma_sync_single_for_device(struct device *dev,
  408. dma_addr_t handle, size_t size, enum dma_data_direction dir)
  409. {
  410. dma_sync_single_range_for_device(dev, handle, 0, size, dir);
  411. }
  412. /*
  413. * The scatter list versions of the above methods.
  414. */
  415. extern int dma_map_sg(struct device *, struct scatterlist *, int,
  416. enum dma_data_direction);
  417. extern void dma_unmap_sg(struct device *, struct scatterlist *, int,
  418. enum dma_data_direction);
  419. extern void dma_sync_sg_for_cpu(struct device *, struct scatterlist *, int,
  420. enum dma_data_direction);
  421. extern void dma_sync_sg_for_device(struct device *, struct scatterlist *, int,
  422. enum dma_data_direction);
  423. #endif /* __KERNEL__ */
  424. #endif