kirkwood.dtsi 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207
  1. /include/ "skeleton.dtsi"
  2. / {
  3. compatible = "marvell,kirkwood";
  4. interrupt-parent = <&intc>;
  5. aliases {
  6. gpio0 = &gpio0;
  7. gpio1 = &gpio1;
  8. };
  9. intc: interrupt-controller {
  10. compatible = "marvell,orion-intc", "marvell,intc";
  11. interrupt-controller;
  12. #interrupt-cells = <1>;
  13. reg = <0xf1020204 0x04>,
  14. <0xf1020214 0x04>;
  15. };
  16. ocp@f1000000 {
  17. compatible = "simple-bus";
  18. ranges = <0x00000000 0xf1000000 0x4000000
  19. 0xe0000000 0xe0000000 0x8100000 /* PCIE */
  20. 0xf5000000 0xf5000000 0x0000400>;
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. core_clk: core-clocks@10030 {
  24. compatible = "marvell,kirkwood-core-clock";
  25. reg = <0x10030 0x4>;
  26. #clock-cells = <1>;
  27. };
  28. gpio0: gpio@10100 {
  29. compatible = "marvell,orion-gpio";
  30. #gpio-cells = <2>;
  31. gpio-controller;
  32. reg = <0x10100 0x40>;
  33. ngpios = <32>;
  34. interrupt-controller;
  35. #interrupt-cells = <2>;
  36. interrupts = <35>, <36>, <37>, <38>;
  37. clocks = <&gate_clk 7>;
  38. };
  39. gpio1: gpio@10140 {
  40. compatible = "marvell,orion-gpio";
  41. #gpio-cells = <2>;
  42. gpio-controller;
  43. reg = <0x10140 0x40>;
  44. ngpios = <18>;
  45. interrupt-controller;
  46. #interrupt-cells = <2>;
  47. interrupts = <39>, <40>, <41>;
  48. clocks = <&gate_clk 7>;
  49. };
  50. serial@12000 {
  51. compatible = "ns16550a";
  52. reg = <0x12000 0x100>;
  53. reg-shift = <2>;
  54. interrupts = <33>;
  55. clocks = <&gate_clk 7>;
  56. status = "disabled";
  57. };
  58. serial@12100 {
  59. compatible = "ns16550a";
  60. reg = <0x12100 0x100>;
  61. reg-shift = <2>;
  62. interrupts = <34>;
  63. clocks = <&gate_clk 7>;
  64. status = "disabled";
  65. };
  66. rtc@10300 {
  67. compatible = "marvell,kirkwood-rtc", "marvell,orion-rtc";
  68. reg = <0x10300 0x20>;
  69. interrupts = <53>;
  70. clocks = <&gate_clk 7>;
  71. };
  72. spi@10600 {
  73. compatible = "marvell,orion-spi";
  74. #address-cells = <1>;
  75. #size-cells = <0>;
  76. cell-index = <0>;
  77. interrupts = <23>;
  78. reg = <0x10600 0x28>;
  79. clocks = <&gate_clk 7>;
  80. status = "disabled";
  81. };
  82. gate_clk: clock-gating-control@2011c {
  83. compatible = "marvell,kirkwood-gating-clock";
  84. reg = <0x2011c 0x4>;
  85. clocks = <&core_clk 0>;
  86. #clock-cells = <1>;
  87. };
  88. wdt@20300 {
  89. compatible = "marvell,orion-wdt";
  90. reg = <0x20300 0x28>;
  91. clocks = <&gate_clk 7>;
  92. status = "okay";
  93. };
  94. xor@60800 {
  95. compatible = "marvell,orion-xor";
  96. reg = <0x60800 0x100
  97. 0x60A00 0x100>;
  98. status = "okay";
  99. clocks = <&gate_clk 8>;
  100. xor00 {
  101. interrupts = <5>;
  102. dmacap,memcpy;
  103. dmacap,xor;
  104. };
  105. xor01 {
  106. interrupts = <6>;
  107. dmacap,memcpy;
  108. dmacap,xor;
  109. dmacap,memset;
  110. };
  111. };
  112. xor@60900 {
  113. compatible = "marvell,orion-xor";
  114. reg = <0x60900 0x100
  115. 0xd0B00 0x100>;
  116. status = "okay";
  117. clocks = <&gate_clk 16>;
  118. xor00 {
  119. interrupts = <7>;
  120. dmacap,memcpy;
  121. dmacap,xor;
  122. };
  123. xor01 {
  124. interrupts = <8>;
  125. dmacap,memcpy;
  126. dmacap,xor;
  127. dmacap,memset;
  128. };
  129. };
  130. ehci@50000 {
  131. compatible = "marvell,orion-ehci";
  132. reg = <0x50000 0x1000>;
  133. interrupts = <19>;
  134. clocks = <&gate_clk 3>;
  135. status = "okay";
  136. };
  137. sata@80000 {
  138. compatible = "marvell,orion-sata";
  139. reg = <0x80000 0x5000>;
  140. interrupts = <21>;
  141. clocks = <&gate_clk 14>, <&gate_clk 15>;
  142. clock-names = "0", "1";
  143. status = "disabled";
  144. };
  145. nand@3000000 {
  146. #address-cells = <1>;
  147. #size-cells = <1>;
  148. cle = <0>;
  149. ale = <1>;
  150. bank-width = <1>;
  151. compatible = "marvell,orion-nand";
  152. reg = <0x3000000 0x400>;
  153. chip-delay = <25>;
  154. /* set partition map and/or chip-delay in board dts */
  155. clocks = <&gate_clk 7>;
  156. status = "disabled";
  157. };
  158. i2c@11000 {
  159. compatible = "marvell,mv64xxx-i2c";
  160. reg = <0x11000 0x20>;
  161. #address-cells = <1>;
  162. #size-cells = <0>;
  163. interrupts = <29>;
  164. clock-frequency = <100000>;
  165. clocks = <&gate_clk 7>;
  166. status = "disabled";
  167. };
  168. crypto@30000 {
  169. compatible = "marvell,orion-crypto";
  170. reg = <0x30000 0x10000>,
  171. <0xf5000000 0x800>;
  172. reg-names = "regs", "sram";
  173. interrupts = <22>;
  174. clocks = <&gate_clk 17>;
  175. status = "okay";
  176. };
  177. mvsdio@90000 {
  178. compatible = "marvell,orion-sdio";
  179. reg = <0x90000 0x200>;
  180. interrupts = <28>;
  181. clocks = <&gate_clk 4>;
  182. status = "disabled";
  183. };
  184. };
  185. };