zynq.S 968 B

1234567891011121314151617181920212223242526272829303132333435
  1. /*
  2. * Debugging macro include header
  3. *
  4. * Copyright (C) 2011 Xilinx
  5. *
  6. * This software is licensed under the terms of the GNU General Public
  7. * License version 2, as published by the Free Software Foundation, and
  8. * may be copied, distributed, and modified under those terms.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. */
  15. #include <mach/zynq_soc.h>
  16. #include <mach/uart.h>
  17. .macro addruart, rp, rv, tmp
  18. ldr \rp, =LL_UART_PADDR @ physical
  19. ldr \rv, =LL_UART_VADDR @ virtual
  20. .endm
  21. .macro senduart,rd,rx
  22. str \rd, [\rx, #UART_FIFO_OFFSET] @ TXDATA
  23. .endm
  24. .macro waituart,rd,rx
  25. .endm
  26. .macro busyuart,rd,rx
  27. 1002: ldr \rd, [\rx, #UART_SR_OFFSET] @ get status register
  28. tst \rd, #UART_SR_TXFULL @
  29. bne 1002b @ wait if FIFO is full
  30. .endm