irq.c 27 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153
  1. /*
  2. * Derived from arch/i386/kernel/irq.c
  3. * Copyright (C) 1992 Linus Torvalds
  4. * Adapted from arch/i386 by Gary Thomas
  5. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  6. * Updated and modified by Cort Dougan <cort@fsmlabs.com>
  7. * Copyright (C) 1996-2001 Cort Dougan
  8. * Adapted for Power Macintosh by Paul Mackerras
  9. * Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * as published by the Free Software Foundation; either version
  14. * 2 of the License, or (at your option) any later version.
  15. *
  16. * This file contains the code used by various IRQ handling routines:
  17. * asking for different IRQ's should be done through these routines
  18. * instead of just grabbing them. Thus setups with different IRQ numbers
  19. * shouldn't result in any weird surprises, and installing new handlers
  20. * should be easier.
  21. *
  22. * The MPC8xx has an interrupt mask in the SIU. If a bit is set, the
  23. * interrupt is _enabled_. As expected, IRQ0 is bit 0 in the 32-bit
  24. * mask register (of which only 16 are defined), hence the weird shifting
  25. * and complement of the cached_irq_mask. I want to be able to stuff
  26. * this right into the SIU SMASK register.
  27. * Many of the prep/chrp functions are conditional compiled on CONFIG_8xx
  28. * to reduce code space and undefined function references.
  29. */
  30. #undef DEBUG
  31. #include <linux/export.h>
  32. #include <linux/threads.h>
  33. #include <linux/kernel_stat.h>
  34. #include <linux/signal.h>
  35. #include <linux/sched.h>
  36. #include <linux/ptrace.h>
  37. #include <linux/ioport.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/timex.h>
  40. #include <linux/init.h>
  41. #include <linux/slab.h>
  42. #include <linux/delay.h>
  43. #include <linux/irq.h>
  44. #include <linux/seq_file.h>
  45. #include <linux/cpumask.h>
  46. #include <linux/profile.h>
  47. #include <linux/bitops.h>
  48. #include <linux/list.h>
  49. #include <linux/radix-tree.h>
  50. #include <linux/mutex.h>
  51. #include <linux/bootmem.h>
  52. #include <linux/pci.h>
  53. #include <linux/debugfs.h>
  54. #include <linux/of.h>
  55. #include <linux/of_irq.h>
  56. #include <asm/uaccess.h>
  57. #include <asm/system.h>
  58. #include <asm/io.h>
  59. #include <asm/pgtable.h>
  60. #include <asm/irq.h>
  61. #include <asm/cache.h>
  62. #include <asm/prom.h>
  63. #include <asm/ptrace.h>
  64. #include <asm/machdep.h>
  65. #include <asm/udbg.h>
  66. #include <asm/smp.h>
  67. #ifdef CONFIG_PPC64
  68. #include <asm/paca.h>
  69. #include <asm/firmware.h>
  70. #include <asm/lv1call.h>
  71. #endif
  72. #define CREATE_TRACE_POINTS
  73. #include <asm/trace.h>
  74. DEFINE_PER_CPU_SHARED_ALIGNED(irq_cpustat_t, irq_stat);
  75. EXPORT_PER_CPU_SYMBOL(irq_stat);
  76. int __irq_offset_value;
  77. #ifdef CONFIG_PPC32
  78. EXPORT_SYMBOL(__irq_offset_value);
  79. atomic_t ppc_n_lost_interrupts;
  80. #ifdef CONFIG_TAU_INT
  81. extern int tau_initialized;
  82. extern int tau_interrupts(int);
  83. #endif
  84. #endif /* CONFIG_PPC32 */
  85. #ifdef CONFIG_PPC64
  86. #ifndef CONFIG_SPARSE_IRQ
  87. EXPORT_SYMBOL(irq_desc);
  88. #endif
  89. int distribute_irqs = 1;
  90. static inline notrace unsigned long get_hard_enabled(void)
  91. {
  92. unsigned long enabled;
  93. __asm__ __volatile__("lbz %0,%1(13)"
  94. : "=r" (enabled) : "i" (offsetof(struct paca_struct, hard_enabled)));
  95. return enabled;
  96. }
  97. static inline notrace void set_soft_enabled(unsigned long enable)
  98. {
  99. __asm__ __volatile__("stb %0,%1(13)"
  100. : : "r" (enable), "i" (offsetof(struct paca_struct, soft_enabled)));
  101. }
  102. notrace void arch_local_irq_restore(unsigned long en)
  103. {
  104. /*
  105. * get_paca()->soft_enabled = en;
  106. * Is it ever valid to use local_irq_restore(0) when soft_enabled is 1?
  107. * That was allowed before, and in such a case we do need to take care
  108. * that gcc will set soft_enabled directly via r13, not choose to use
  109. * an intermediate register, lest we're preempted to a different cpu.
  110. */
  111. set_soft_enabled(en);
  112. if (!en)
  113. return;
  114. #ifdef CONFIG_PPC_STD_MMU_64
  115. if (firmware_has_feature(FW_FEATURE_ISERIES)) {
  116. /*
  117. * Do we need to disable preemption here? Not really: in the
  118. * unlikely event that we're preempted to a different cpu in
  119. * between getting r13, loading its lppaca_ptr, and loading
  120. * its any_int, we might call iseries_handle_interrupts without
  121. * an interrupt pending on the new cpu, but that's no disaster,
  122. * is it? And the business of preempting us off the old cpu
  123. * would itself involve a local_irq_restore which handles the
  124. * interrupt to that cpu.
  125. *
  126. * But use "local_paca->lppaca_ptr" instead of "get_lppaca()"
  127. * to avoid any preemption checking added into get_paca().
  128. */
  129. if (local_paca->lppaca_ptr->int_dword.any_int)
  130. iseries_handle_interrupts();
  131. }
  132. #endif /* CONFIG_PPC_STD_MMU_64 */
  133. /*
  134. * if (get_paca()->hard_enabled) return;
  135. * But again we need to take care that gcc gets hard_enabled directly
  136. * via r13, not choose to use an intermediate register, lest we're
  137. * preempted to a different cpu in between the two instructions.
  138. */
  139. if (get_hard_enabled())
  140. return;
  141. /*
  142. * Need to hard-enable interrupts here. Since currently disabled,
  143. * no need to take further asm precautions against preemption; but
  144. * use local_paca instead of get_paca() to avoid preemption checking.
  145. */
  146. local_paca->hard_enabled = en;
  147. /*
  148. * Trigger the decrementer if we have a pending event. Some processors
  149. * only trigger on edge transitions of the sign bit. We might also
  150. * have disabled interrupts long enough that the decrementer wrapped
  151. * to positive.
  152. */
  153. decrementer_check_overflow();
  154. /*
  155. * Force the delivery of pending soft-disabled interrupts on PS3.
  156. * Any HV call will have this side effect.
  157. */
  158. if (firmware_has_feature(FW_FEATURE_PS3_LV1)) {
  159. u64 tmp;
  160. lv1_get_version_info(&tmp);
  161. }
  162. __hard_irq_enable();
  163. }
  164. EXPORT_SYMBOL(arch_local_irq_restore);
  165. #endif /* CONFIG_PPC64 */
  166. int arch_show_interrupts(struct seq_file *p, int prec)
  167. {
  168. int j;
  169. #if defined(CONFIG_PPC32) && defined(CONFIG_TAU_INT)
  170. if (tau_initialized) {
  171. seq_printf(p, "%*s: ", prec, "TAU");
  172. for_each_online_cpu(j)
  173. seq_printf(p, "%10u ", tau_interrupts(j));
  174. seq_puts(p, " PowerPC Thermal Assist (cpu temp)\n");
  175. }
  176. #endif /* CONFIG_PPC32 && CONFIG_TAU_INT */
  177. seq_printf(p, "%*s: ", prec, "LOC");
  178. for_each_online_cpu(j)
  179. seq_printf(p, "%10u ", per_cpu(irq_stat, j).timer_irqs);
  180. seq_printf(p, " Local timer interrupts\n");
  181. seq_printf(p, "%*s: ", prec, "SPU");
  182. for_each_online_cpu(j)
  183. seq_printf(p, "%10u ", per_cpu(irq_stat, j).spurious_irqs);
  184. seq_printf(p, " Spurious interrupts\n");
  185. seq_printf(p, "%*s: ", prec, "CNT");
  186. for_each_online_cpu(j)
  187. seq_printf(p, "%10u ", per_cpu(irq_stat, j).pmu_irqs);
  188. seq_printf(p, " Performance monitoring interrupts\n");
  189. seq_printf(p, "%*s: ", prec, "MCE");
  190. for_each_online_cpu(j)
  191. seq_printf(p, "%10u ", per_cpu(irq_stat, j).mce_exceptions);
  192. seq_printf(p, " Machine check exceptions\n");
  193. return 0;
  194. }
  195. /*
  196. * /proc/stat helpers
  197. */
  198. u64 arch_irq_stat_cpu(unsigned int cpu)
  199. {
  200. u64 sum = per_cpu(irq_stat, cpu).timer_irqs;
  201. sum += per_cpu(irq_stat, cpu).pmu_irqs;
  202. sum += per_cpu(irq_stat, cpu).mce_exceptions;
  203. sum += per_cpu(irq_stat, cpu).spurious_irqs;
  204. return sum;
  205. }
  206. #ifdef CONFIG_HOTPLUG_CPU
  207. void migrate_irqs(void)
  208. {
  209. struct irq_desc *desc;
  210. unsigned int irq;
  211. static int warned;
  212. cpumask_var_t mask;
  213. const struct cpumask *map = cpu_online_mask;
  214. alloc_cpumask_var(&mask, GFP_KERNEL);
  215. for_each_irq(irq) {
  216. struct irq_data *data;
  217. struct irq_chip *chip;
  218. desc = irq_to_desc(irq);
  219. if (!desc)
  220. continue;
  221. data = irq_desc_get_irq_data(desc);
  222. if (irqd_is_per_cpu(data))
  223. continue;
  224. chip = irq_data_get_irq_chip(data);
  225. cpumask_and(mask, data->affinity, map);
  226. if (cpumask_any(mask) >= nr_cpu_ids) {
  227. printk("Breaking affinity for irq %i\n", irq);
  228. cpumask_copy(mask, map);
  229. }
  230. if (chip->irq_set_affinity)
  231. chip->irq_set_affinity(data, mask, true);
  232. else if (desc->action && !(warned++))
  233. printk("Cannot set affinity for irq %i\n", irq);
  234. }
  235. free_cpumask_var(mask);
  236. local_irq_enable();
  237. mdelay(1);
  238. local_irq_disable();
  239. }
  240. #endif
  241. static inline void handle_one_irq(unsigned int irq)
  242. {
  243. struct thread_info *curtp, *irqtp;
  244. unsigned long saved_sp_limit;
  245. struct irq_desc *desc;
  246. desc = irq_to_desc(irq);
  247. if (!desc)
  248. return;
  249. /* Switch to the irq stack to handle this */
  250. curtp = current_thread_info();
  251. irqtp = hardirq_ctx[smp_processor_id()];
  252. if (curtp == irqtp) {
  253. /* We're already on the irq stack, just handle it */
  254. desc->handle_irq(irq, desc);
  255. return;
  256. }
  257. saved_sp_limit = current->thread.ksp_limit;
  258. irqtp->task = curtp->task;
  259. irqtp->flags = 0;
  260. /* Copy the softirq bits in preempt_count so that the
  261. * softirq checks work in the hardirq context. */
  262. irqtp->preempt_count = (irqtp->preempt_count & ~SOFTIRQ_MASK) |
  263. (curtp->preempt_count & SOFTIRQ_MASK);
  264. current->thread.ksp_limit = (unsigned long)irqtp +
  265. _ALIGN_UP(sizeof(struct thread_info), 16);
  266. call_handle_irq(irq, desc, irqtp, desc->handle_irq);
  267. current->thread.ksp_limit = saved_sp_limit;
  268. irqtp->task = NULL;
  269. /* Set any flag that may have been set on the
  270. * alternate stack
  271. */
  272. if (irqtp->flags)
  273. set_bits(irqtp->flags, &curtp->flags);
  274. }
  275. static inline void check_stack_overflow(void)
  276. {
  277. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  278. long sp;
  279. sp = __get_SP() & (THREAD_SIZE-1);
  280. /* check for stack overflow: is there less than 2KB free? */
  281. if (unlikely(sp < (sizeof(struct thread_info) + 2048))) {
  282. printk("do_IRQ: stack overflow: %ld\n",
  283. sp - sizeof(struct thread_info));
  284. dump_stack();
  285. }
  286. #endif
  287. }
  288. void do_IRQ(struct pt_regs *regs)
  289. {
  290. struct pt_regs *old_regs = set_irq_regs(regs);
  291. unsigned int irq;
  292. trace_irq_entry(regs);
  293. irq_enter();
  294. check_stack_overflow();
  295. irq = ppc_md.get_irq();
  296. if (irq != NO_IRQ && irq != NO_IRQ_IGNORE)
  297. handle_one_irq(irq);
  298. else if (irq != NO_IRQ_IGNORE)
  299. __get_cpu_var(irq_stat).spurious_irqs++;
  300. irq_exit();
  301. set_irq_regs(old_regs);
  302. #ifdef CONFIG_PPC_ISERIES
  303. if (firmware_has_feature(FW_FEATURE_ISERIES) &&
  304. get_lppaca()->int_dword.fields.decr_int) {
  305. get_lppaca()->int_dword.fields.decr_int = 0;
  306. /* Signal a fake decrementer interrupt */
  307. timer_interrupt(regs);
  308. }
  309. #endif
  310. trace_irq_exit(regs);
  311. }
  312. void __init init_IRQ(void)
  313. {
  314. if (ppc_md.init_IRQ)
  315. ppc_md.init_IRQ();
  316. exc_lvl_ctx_init();
  317. irq_ctx_init();
  318. }
  319. #if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
  320. struct thread_info *critirq_ctx[NR_CPUS] __read_mostly;
  321. struct thread_info *dbgirq_ctx[NR_CPUS] __read_mostly;
  322. struct thread_info *mcheckirq_ctx[NR_CPUS] __read_mostly;
  323. void exc_lvl_ctx_init(void)
  324. {
  325. struct thread_info *tp;
  326. int i, cpu_nr;
  327. for_each_possible_cpu(i) {
  328. #ifdef CONFIG_PPC64
  329. cpu_nr = i;
  330. #else
  331. cpu_nr = get_hard_smp_processor_id(i);
  332. #endif
  333. memset((void *)critirq_ctx[cpu_nr], 0, THREAD_SIZE);
  334. tp = critirq_ctx[cpu_nr];
  335. tp->cpu = cpu_nr;
  336. tp->preempt_count = 0;
  337. #ifdef CONFIG_BOOKE
  338. memset((void *)dbgirq_ctx[cpu_nr], 0, THREAD_SIZE);
  339. tp = dbgirq_ctx[cpu_nr];
  340. tp->cpu = cpu_nr;
  341. tp->preempt_count = 0;
  342. memset((void *)mcheckirq_ctx[cpu_nr], 0, THREAD_SIZE);
  343. tp = mcheckirq_ctx[cpu_nr];
  344. tp->cpu = cpu_nr;
  345. tp->preempt_count = HARDIRQ_OFFSET;
  346. #endif
  347. }
  348. }
  349. #endif
  350. struct thread_info *softirq_ctx[NR_CPUS] __read_mostly;
  351. struct thread_info *hardirq_ctx[NR_CPUS] __read_mostly;
  352. void irq_ctx_init(void)
  353. {
  354. struct thread_info *tp;
  355. int i;
  356. for_each_possible_cpu(i) {
  357. memset((void *)softirq_ctx[i], 0, THREAD_SIZE);
  358. tp = softirq_ctx[i];
  359. tp->cpu = i;
  360. tp->preempt_count = 0;
  361. memset((void *)hardirq_ctx[i], 0, THREAD_SIZE);
  362. tp = hardirq_ctx[i];
  363. tp->cpu = i;
  364. tp->preempt_count = HARDIRQ_OFFSET;
  365. }
  366. }
  367. static inline void do_softirq_onstack(void)
  368. {
  369. struct thread_info *curtp, *irqtp;
  370. unsigned long saved_sp_limit = current->thread.ksp_limit;
  371. curtp = current_thread_info();
  372. irqtp = softirq_ctx[smp_processor_id()];
  373. irqtp->task = curtp->task;
  374. irqtp->flags = 0;
  375. current->thread.ksp_limit = (unsigned long)irqtp +
  376. _ALIGN_UP(sizeof(struct thread_info), 16);
  377. call_do_softirq(irqtp);
  378. current->thread.ksp_limit = saved_sp_limit;
  379. irqtp->task = NULL;
  380. /* Set any flag that may have been set on the
  381. * alternate stack
  382. */
  383. if (irqtp->flags)
  384. set_bits(irqtp->flags, &curtp->flags);
  385. }
  386. void do_softirq(void)
  387. {
  388. unsigned long flags;
  389. if (in_interrupt())
  390. return;
  391. local_irq_save(flags);
  392. if (local_softirq_pending())
  393. do_softirq_onstack();
  394. local_irq_restore(flags);
  395. }
  396. /*
  397. * IRQ controller and virtual interrupts
  398. */
  399. /* The main irq map itself is an array of NR_IRQ entries containing the
  400. * associate host and irq number. An entry with a host of NULL is free.
  401. * An entry can be allocated if it's free, the allocator always then sets
  402. * hwirq first to the host's invalid irq number and then fills ops.
  403. */
  404. struct irq_map_entry {
  405. irq_hw_number_t hwirq;
  406. struct irq_host *host;
  407. };
  408. static LIST_HEAD(irq_hosts);
  409. static DEFINE_RAW_SPINLOCK(irq_big_lock);
  410. static DEFINE_MUTEX(revmap_trees_mutex);
  411. static struct irq_map_entry irq_map[NR_IRQS];
  412. static unsigned int irq_virq_count = NR_IRQS;
  413. static struct irq_host *irq_default_host;
  414. irq_hw_number_t irqd_to_hwirq(struct irq_data *d)
  415. {
  416. return irq_map[d->irq].hwirq;
  417. }
  418. EXPORT_SYMBOL_GPL(irqd_to_hwirq);
  419. irq_hw_number_t virq_to_hw(unsigned int virq)
  420. {
  421. return irq_map[virq].hwirq;
  422. }
  423. EXPORT_SYMBOL_GPL(virq_to_hw);
  424. bool virq_is_host(unsigned int virq, struct irq_host *host)
  425. {
  426. return irq_map[virq].host == host;
  427. }
  428. EXPORT_SYMBOL_GPL(virq_is_host);
  429. static int default_irq_host_match(struct irq_host *h, struct device_node *np)
  430. {
  431. return h->of_node != NULL && h->of_node == np;
  432. }
  433. struct irq_host *irq_alloc_host(struct device_node *of_node,
  434. unsigned int revmap_type,
  435. unsigned int revmap_arg,
  436. struct irq_host_ops *ops,
  437. irq_hw_number_t inval_irq)
  438. {
  439. struct irq_host *host;
  440. unsigned int size = sizeof(struct irq_host);
  441. unsigned int i;
  442. unsigned int *rmap;
  443. unsigned long flags;
  444. /* Allocate structure and revmap table if using linear mapping */
  445. if (revmap_type == IRQ_HOST_MAP_LINEAR)
  446. size += revmap_arg * sizeof(unsigned int);
  447. host = kzalloc(size, GFP_KERNEL);
  448. if (host == NULL)
  449. return NULL;
  450. /* Fill structure */
  451. host->revmap_type = revmap_type;
  452. host->inval_irq = inval_irq;
  453. host->ops = ops;
  454. host->of_node = of_node_get(of_node);
  455. if (host->ops->match == NULL)
  456. host->ops->match = default_irq_host_match;
  457. raw_spin_lock_irqsave(&irq_big_lock, flags);
  458. /* If it's a legacy controller, check for duplicates and
  459. * mark it as allocated (we use irq 0 host pointer for that
  460. */
  461. if (revmap_type == IRQ_HOST_MAP_LEGACY) {
  462. if (irq_map[0].host != NULL) {
  463. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  464. of_node_put(host->of_node);
  465. kfree(host);
  466. return NULL;
  467. }
  468. irq_map[0].host = host;
  469. }
  470. list_add(&host->link, &irq_hosts);
  471. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  472. /* Additional setups per revmap type */
  473. switch(revmap_type) {
  474. case IRQ_HOST_MAP_LEGACY:
  475. /* 0 is always the invalid number for legacy */
  476. host->inval_irq = 0;
  477. /* setup us as the host for all legacy interrupts */
  478. for (i = 1; i < NUM_ISA_INTERRUPTS; i++) {
  479. irq_map[i].hwirq = i;
  480. smp_wmb();
  481. irq_map[i].host = host;
  482. smp_wmb();
  483. /* Legacy flags are left to default at this point,
  484. * one can then use irq_create_mapping() to
  485. * explicitly change them
  486. */
  487. ops->map(host, i, i);
  488. /* Clear norequest flags */
  489. irq_clear_status_flags(i, IRQ_NOREQUEST);
  490. }
  491. break;
  492. case IRQ_HOST_MAP_LINEAR:
  493. rmap = (unsigned int *)(host + 1);
  494. for (i = 0; i < revmap_arg; i++)
  495. rmap[i] = NO_IRQ;
  496. host->revmap_data.linear.size = revmap_arg;
  497. smp_wmb();
  498. host->revmap_data.linear.revmap = rmap;
  499. break;
  500. case IRQ_HOST_MAP_TREE:
  501. INIT_RADIX_TREE(&host->revmap_data.tree, GFP_KERNEL);
  502. break;
  503. default:
  504. break;
  505. }
  506. pr_debug("irq: Allocated host of type %d @0x%p\n", revmap_type, host);
  507. return host;
  508. }
  509. struct irq_host *irq_find_host(struct device_node *node)
  510. {
  511. struct irq_host *h, *found = NULL;
  512. unsigned long flags;
  513. /* We might want to match the legacy controller last since
  514. * it might potentially be set to match all interrupts in
  515. * the absence of a device node. This isn't a problem so far
  516. * yet though...
  517. */
  518. raw_spin_lock_irqsave(&irq_big_lock, flags);
  519. list_for_each_entry(h, &irq_hosts, link)
  520. if (h->ops->match(h, node)) {
  521. found = h;
  522. break;
  523. }
  524. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  525. return found;
  526. }
  527. EXPORT_SYMBOL_GPL(irq_find_host);
  528. void irq_set_default_host(struct irq_host *host)
  529. {
  530. pr_debug("irq: Default host set to @0x%p\n", host);
  531. irq_default_host = host;
  532. }
  533. void irq_set_virq_count(unsigned int count)
  534. {
  535. pr_debug("irq: Trying to set virq count to %d\n", count);
  536. BUG_ON(count < NUM_ISA_INTERRUPTS);
  537. if (count < NR_IRQS)
  538. irq_virq_count = count;
  539. }
  540. static int irq_setup_virq(struct irq_host *host, unsigned int virq,
  541. irq_hw_number_t hwirq)
  542. {
  543. int res;
  544. res = irq_alloc_desc_at(virq, 0);
  545. if (res != virq) {
  546. pr_debug("irq: -> allocating desc failed\n");
  547. goto error;
  548. }
  549. /* map it */
  550. smp_wmb();
  551. irq_map[virq].hwirq = hwirq;
  552. smp_mb();
  553. if (host->ops->map(host, virq, hwirq)) {
  554. pr_debug("irq: -> mapping failed, freeing\n");
  555. goto errdesc;
  556. }
  557. irq_clear_status_flags(virq, IRQ_NOREQUEST);
  558. return 0;
  559. errdesc:
  560. irq_free_descs(virq, 1);
  561. error:
  562. irq_free_virt(virq, 1);
  563. return -1;
  564. }
  565. unsigned int irq_create_direct_mapping(struct irq_host *host)
  566. {
  567. unsigned int virq;
  568. if (host == NULL)
  569. host = irq_default_host;
  570. BUG_ON(host == NULL);
  571. WARN_ON(host->revmap_type != IRQ_HOST_MAP_NOMAP);
  572. virq = irq_alloc_virt(host, 1, 0);
  573. if (virq == NO_IRQ) {
  574. pr_debug("irq: create_direct virq allocation failed\n");
  575. return NO_IRQ;
  576. }
  577. pr_debug("irq: create_direct obtained virq %d\n", virq);
  578. if (irq_setup_virq(host, virq, virq))
  579. return NO_IRQ;
  580. return virq;
  581. }
  582. unsigned int irq_create_mapping(struct irq_host *host,
  583. irq_hw_number_t hwirq)
  584. {
  585. unsigned int virq, hint;
  586. pr_debug("irq: irq_create_mapping(0x%p, 0x%lx)\n", host, hwirq);
  587. /* Look for default host if nececssary */
  588. if (host == NULL)
  589. host = irq_default_host;
  590. if (host == NULL) {
  591. printk(KERN_WARNING "irq_create_mapping called for"
  592. " NULL host, hwirq=%lx\n", hwirq);
  593. WARN_ON(1);
  594. return NO_IRQ;
  595. }
  596. pr_debug("irq: -> using host @%p\n", host);
  597. /* Check if mapping already exists */
  598. virq = irq_find_mapping(host, hwirq);
  599. if (virq != NO_IRQ) {
  600. pr_debug("irq: -> existing mapping on virq %d\n", virq);
  601. return virq;
  602. }
  603. /* Get a virtual interrupt number */
  604. if (host->revmap_type == IRQ_HOST_MAP_LEGACY) {
  605. /* Handle legacy */
  606. virq = (unsigned int)hwirq;
  607. if (virq == 0 || virq >= NUM_ISA_INTERRUPTS)
  608. return NO_IRQ;
  609. return virq;
  610. } else {
  611. /* Allocate a virtual interrupt number */
  612. hint = hwirq % irq_virq_count;
  613. virq = irq_alloc_virt(host, 1, hint);
  614. if (virq == NO_IRQ) {
  615. pr_debug("irq: -> virq allocation failed\n");
  616. return NO_IRQ;
  617. }
  618. }
  619. if (irq_setup_virq(host, virq, hwirq))
  620. return NO_IRQ;
  621. pr_debug("irq: irq %lu on host %s mapped to virtual irq %u\n",
  622. hwirq, host->of_node ? host->of_node->full_name : "null", virq);
  623. return virq;
  624. }
  625. EXPORT_SYMBOL_GPL(irq_create_mapping);
  626. unsigned int irq_create_of_mapping(struct device_node *controller,
  627. const u32 *intspec, unsigned int intsize)
  628. {
  629. struct irq_host *host;
  630. irq_hw_number_t hwirq;
  631. unsigned int type = IRQ_TYPE_NONE;
  632. unsigned int virq;
  633. if (controller == NULL)
  634. host = irq_default_host;
  635. else
  636. host = irq_find_host(controller);
  637. if (host == NULL) {
  638. printk(KERN_WARNING "irq: no irq host found for %s !\n",
  639. controller->full_name);
  640. return NO_IRQ;
  641. }
  642. /* If host has no translation, then we assume interrupt line */
  643. if (host->ops->xlate == NULL)
  644. hwirq = intspec[0];
  645. else {
  646. if (host->ops->xlate(host, controller, intspec, intsize,
  647. &hwirq, &type))
  648. return NO_IRQ;
  649. }
  650. /* Create mapping */
  651. virq = irq_create_mapping(host, hwirq);
  652. if (virq == NO_IRQ)
  653. return virq;
  654. /* Set type if specified and different than the current one */
  655. if (type != IRQ_TYPE_NONE &&
  656. type != (irqd_get_trigger_type(irq_get_irq_data(virq))))
  657. irq_set_irq_type(virq, type);
  658. return virq;
  659. }
  660. EXPORT_SYMBOL_GPL(irq_create_of_mapping);
  661. void irq_dispose_mapping(unsigned int virq)
  662. {
  663. struct irq_host *host;
  664. irq_hw_number_t hwirq;
  665. if (virq == NO_IRQ)
  666. return;
  667. host = irq_map[virq].host;
  668. if (WARN_ON(host == NULL))
  669. return;
  670. /* Never unmap legacy interrupts */
  671. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  672. return;
  673. irq_set_status_flags(virq, IRQ_NOREQUEST);
  674. /* remove chip and handler */
  675. irq_set_chip_and_handler(virq, NULL, NULL);
  676. /* Make sure it's completed */
  677. synchronize_irq(virq);
  678. /* Tell the PIC about it */
  679. if (host->ops->unmap)
  680. host->ops->unmap(host, virq);
  681. smp_mb();
  682. /* Clear reverse map */
  683. hwirq = irq_map[virq].hwirq;
  684. switch(host->revmap_type) {
  685. case IRQ_HOST_MAP_LINEAR:
  686. if (hwirq < host->revmap_data.linear.size)
  687. host->revmap_data.linear.revmap[hwirq] = NO_IRQ;
  688. break;
  689. case IRQ_HOST_MAP_TREE:
  690. mutex_lock(&revmap_trees_mutex);
  691. radix_tree_delete(&host->revmap_data.tree, hwirq);
  692. mutex_unlock(&revmap_trees_mutex);
  693. break;
  694. }
  695. /* Destroy map */
  696. smp_mb();
  697. irq_map[virq].hwirq = host->inval_irq;
  698. irq_free_descs(virq, 1);
  699. /* Free it */
  700. irq_free_virt(virq, 1);
  701. }
  702. EXPORT_SYMBOL_GPL(irq_dispose_mapping);
  703. unsigned int irq_find_mapping(struct irq_host *host,
  704. irq_hw_number_t hwirq)
  705. {
  706. unsigned int i;
  707. unsigned int hint = hwirq % irq_virq_count;
  708. /* Look for default host if nececssary */
  709. if (host == NULL)
  710. host = irq_default_host;
  711. if (host == NULL)
  712. return NO_IRQ;
  713. /* legacy -> bail early */
  714. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  715. return hwirq;
  716. /* Slow path does a linear search of the map */
  717. if (hint < NUM_ISA_INTERRUPTS)
  718. hint = NUM_ISA_INTERRUPTS;
  719. i = hint;
  720. do {
  721. if (irq_map[i].host == host &&
  722. irq_map[i].hwirq == hwirq)
  723. return i;
  724. i++;
  725. if (i >= irq_virq_count)
  726. i = NUM_ISA_INTERRUPTS;
  727. } while(i != hint);
  728. return NO_IRQ;
  729. }
  730. EXPORT_SYMBOL_GPL(irq_find_mapping);
  731. #ifdef CONFIG_SMP
  732. int irq_choose_cpu(const struct cpumask *mask)
  733. {
  734. int cpuid;
  735. if (cpumask_equal(mask, cpu_all_mask)) {
  736. static int irq_rover;
  737. static DEFINE_RAW_SPINLOCK(irq_rover_lock);
  738. unsigned long flags;
  739. /* Round-robin distribution... */
  740. do_round_robin:
  741. raw_spin_lock_irqsave(&irq_rover_lock, flags);
  742. irq_rover = cpumask_next(irq_rover, cpu_online_mask);
  743. if (irq_rover >= nr_cpu_ids)
  744. irq_rover = cpumask_first(cpu_online_mask);
  745. cpuid = irq_rover;
  746. raw_spin_unlock_irqrestore(&irq_rover_lock, flags);
  747. } else {
  748. cpuid = cpumask_first_and(mask, cpu_online_mask);
  749. if (cpuid >= nr_cpu_ids)
  750. goto do_round_robin;
  751. }
  752. return get_hard_smp_processor_id(cpuid);
  753. }
  754. #else
  755. int irq_choose_cpu(const struct cpumask *mask)
  756. {
  757. return hard_smp_processor_id();
  758. }
  759. #endif
  760. unsigned int irq_radix_revmap_lookup(struct irq_host *host,
  761. irq_hw_number_t hwirq)
  762. {
  763. struct irq_map_entry *ptr;
  764. unsigned int virq;
  765. if (WARN_ON_ONCE(host->revmap_type != IRQ_HOST_MAP_TREE))
  766. return irq_find_mapping(host, hwirq);
  767. /*
  768. * The ptr returned references the static global irq_map.
  769. * but freeing an irq can delete nodes along the path to
  770. * do the lookup via call_rcu.
  771. */
  772. rcu_read_lock();
  773. ptr = radix_tree_lookup(&host->revmap_data.tree, hwirq);
  774. rcu_read_unlock();
  775. /*
  776. * If found in radix tree, then fine.
  777. * Else fallback to linear lookup - this should not happen in practice
  778. * as it means that we failed to insert the node in the radix tree.
  779. */
  780. if (ptr)
  781. virq = ptr - irq_map;
  782. else
  783. virq = irq_find_mapping(host, hwirq);
  784. return virq;
  785. }
  786. void irq_radix_revmap_insert(struct irq_host *host, unsigned int virq,
  787. irq_hw_number_t hwirq)
  788. {
  789. if (WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE))
  790. return;
  791. if (virq != NO_IRQ) {
  792. mutex_lock(&revmap_trees_mutex);
  793. radix_tree_insert(&host->revmap_data.tree, hwirq,
  794. &irq_map[virq]);
  795. mutex_unlock(&revmap_trees_mutex);
  796. }
  797. }
  798. unsigned int irq_linear_revmap(struct irq_host *host,
  799. irq_hw_number_t hwirq)
  800. {
  801. unsigned int *revmap;
  802. if (WARN_ON_ONCE(host->revmap_type != IRQ_HOST_MAP_LINEAR))
  803. return irq_find_mapping(host, hwirq);
  804. /* Check revmap bounds */
  805. if (unlikely(hwirq >= host->revmap_data.linear.size))
  806. return irq_find_mapping(host, hwirq);
  807. /* Check if revmap was allocated */
  808. revmap = host->revmap_data.linear.revmap;
  809. if (unlikely(revmap == NULL))
  810. return irq_find_mapping(host, hwirq);
  811. /* Fill up revmap with slow path if no mapping found */
  812. if (unlikely(revmap[hwirq] == NO_IRQ))
  813. revmap[hwirq] = irq_find_mapping(host, hwirq);
  814. return revmap[hwirq];
  815. }
  816. unsigned int irq_alloc_virt(struct irq_host *host,
  817. unsigned int count,
  818. unsigned int hint)
  819. {
  820. unsigned long flags;
  821. unsigned int i, j, found = NO_IRQ;
  822. if (count == 0 || count > (irq_virq_count - NUM_ISA_INTERRUPTS))
  823. return NO_IRQ;
  824. raw_spin_lock_irqsave(&irq_big_lock, flags);
  825. /* Use hint for 1 interrupt if any */
  826. if (count == 1 && hint >= NUM_ISA_INTERRUPTS &&
  827. hint < irq_virq_count && irq_map[hint].host == NULL) {
  828. found = hint;
  829. goto hint_found;
  830. }
  831. /* Look for count consecutive numbers in the allocatable
  832. * (non-legacy) space
  833. */
  834. for (i = NUM_ISA_INTERRUPTS, j = 0; i < irq_virq_count; i++) {
  835. if (irq_map[i].host != NULL)
  836. j = 0;
  837. else
  838. j++;
  839. if (j == count) {
  840. found = i - count + 1;
  841. break;
  842. }
  843. }
  844. if (found == NO_IRQ) {
  845. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  846. return NO_IRQ;
  847. }
  848. hint_found:
  849. for (i = found; i < (found + count); i++) {
  850. irq_map[i].hwirq = host->inval_irq;
  851. smp_wmb();
  852. irq_map[i].host = host;
  853. }
  854. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  855. return found;
  856. }
  857. void irq_free_virt(unsigned int virq, unsigned int count)
  858. {
  859. unsigned long flags;
  860. unsigned int i;
  861. WARN_ON (virq < NUM_ISA_INTERRUPTS);
  862. WARN_ON (count == 0 || (virq + count) > irq_virq_count);
  863. if (virq < NUM_ISA_INTERRUPTS) {
  864. if (virq + count < NUM_ISA_INTERRUPTS)
  865. return;
  866. count =- NUM_ISA_INTERRUPTS - virq;
  867. virq = NUM_ISA_INTERRUPTS;
  868. }
  869. if (count > irq_virq_count || virq > irq_virq_count - count) {
  870. if (virq > irq_virq_count)
  871. return;
  872. count = irq_virq_count - virq;
  873. }
  874. raw_spin_lock_irqsave(&irq_big_lock, flags);
  875. for (i = virq; i < (virq + count); i++) {
  876. struct irq_host *host;
  877. host = irq_map[i].host;
  878. irq_map[i].hwirq = host->inval_irq;
  879. smp_wmb();
  880. irq_map[i].host = NULL;
  881. }
  882. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  883. }
  884. int arch_early_irq_init(void)
  885. {
  886. return 0;
  887. }
  888. #ifdef CONFIG_VIRQ_DEBUG
  889. static int virq_debug_show(struct seq_file *m, void *private)
  890. {
  891. unsigned long flags;
  892. struct irq_desc *desc;
  893. const char *p;
  894. static const char none[] = "none";
  895. void *data;
  896. int i;
  897. seq_printf(m, "%-5s %-7s %-15s %-18s %s\n", "virq", "hwirq",
  898. "chip name", "chip data", "host name");
  899. for (i = 1; i < nr_irqs; i++) {
  900. desc = irq_to_desc(i);
  901. if (!desc)
  902. continue;
  903. raw_spin_lock_irqsave(&desc->lock, flags);
  904. if (desc->action && desc->action->handler) {
  905. struct irq_chip *chip;
  906. seq_printf(m, "%5d ", i);
  907. seq_printf(m, "0x%05lx ", irq_map[i].hwirq);
  908. chip = irq_desc_get_chip(desc);
  909. if (chip && chip->name)
  910. p = chip->name;
  911. else
  912. p = none;
  913. seq_printf(m, "%-15s ", p);
  914. data = irq_desc_get_chip_data(desc);
  915. seq_printf(m, "0x%16p ", data);
  916. if (irq_map[i].host && irq_map[i].host->of_node)
  917. p = irq_map[i].host->of_node->full_name;
  918. else
  919. p = none;
  920. seq_printf(m, "%s\n", p);
  921. }
  922. raw_spin_unlock_irqrestore(&desc->lock, flags);
  923. }
  924. return 0;
  925. }
  926. static int virq_debug_open(struct inode *inode, struct file *file)
  927. {
  928. return single_open(file, virq_debug_show, inode->i_private);
  929. }
  930. static const struct file_operations virq_debug_fops = {
  931. .open = virq_debug_open,
  932. .read = seq_read,
  933. .llseek = seq_lseek,
  934. .release = single_release,
  935. };
  936. static int __init irq_debugfs_init(void)
  937. {
  938. if (debugfs_create_file("virq_mapping", S_IRUGO, powerpc_debugfs_root,
  939. NULL, &virq_debug_fops) == NULL)
  940. return -ENOMEM;
  941. return 0;
  942. }
  943. __initcall(irq_debugfs_init);
  944. #endif /* CONFIG_VIRQ_DEBUG */
  945. #ifdef CONFIG_PPC64
  946. static int __init setup_noirqdistrib(char *str)
  947. {
  948. distribute_irqs = 0;
  949. return 1;
  950. }
  951. __setup("noirqdistrib", setup_noirqdistrib);
  952. #endif /* CONFIG_PPC64 */