qdio.c 104 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952
  1. /*
  2. *
  3. * linux/drivers/s390/cio/qdio.c
  4. *
  5. * Linux for S/390 QDIO base support, Hipersocket base support
  6. * version 2
  7. *
  8. * Copyright 2000,2002 IBM Corporation
  9. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
  10. * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
  11. *
  12. * Restriction: only 63 iqdio subchannels would have its own indicator,
  13. * after that, subsequent subchannels share one indicator
  14. *
  15. *
  16. *
  17. *
  18. * This program is free software; you can redistribute it and/or modify
  19. * it under the terms of the GNU General Public License as published by
  20. * the Free Software Foundation; either version 2, or (at your option)
  21. * any later version.
  22. *
  23. * This program is distributed in the hope that it will be useful,
  24. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  25. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  26. * GNU General Public License for more details.
  27. *
  28. * You should have received a copy of the GNU General Public License
  29. * along with this program; if not, write to the Free Software
  30. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  31. */
  32. #include <linux/module.h>
  33. #include <linux/init.h>
  34. #include <linux/slab.h>
  35. #include <linux/kernel.h>
  36. #include <linux/proc_fs.h>
  37. #include <linux/timer.h>
  38. #include <linux/mempool.h>
  39. #include <asm/ccwdev.h>
  40. #include <asm/io.h>
  41. #include <asm/atomic.h>
  42. #include <asm/semaphore.h>
  43. #include <asm/timex.h>
  44. #include <asm/debug.h>
  45. #include <asm/s390_rdev.h>
  46. #include <asm/qdio.h>
  47. #include "cio.h"
  48. #include "css.h"
  49. #include "device.h"
  50. #include "airq.h"
  51. #include "qdio.h"
  52. #include "ioasm.h"
  53. #include "chsc.h"
  54. /****************** MODULE PARAMETER VARIABLES ********************/
  55. MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>");
  56. MODULE_DESCRIPTION("QDIO base support version 2, " \
  57. "Copyright 2000 IBM Corporation");
  58. MODULE_LICENSE("GPL");
  59. /******************** HERE WE GO ***********************************/
  60. static const char version[] = "QDIO base support version 2";
  61. static int qdio_performance_stats = 0;
  62. static int proc_perf_file_registration;
  63. static struct qdio_perf_stats perf_stats;
  64. static int hydra_thinints;
  65. static int is_passthrough = 0;
  66. static int omit_svs;
  67. static int indicator_used[INDICATORS_PER_CACHELINE];
  68. static __u32 * volatile indicators;
  69. static __u32 volatile spare_indicator;
  70. static atomic_t spare_indicator_usecount;
  71. #define QDIO_MEMPOOL_SCSSC_ELEMENTS 2
  72. static mempool_t *qdio_mempool_scssc;
  73. static struct kmem_cache *qdio_q_cache;
  74. static debug_info_t *qdio_dbf_setup;
  75. static debug_info_t *qdio_dbf_sbal;
  76. static debug_info_t *qdio_dbf_trace;
  77. static debug_info_t *qdio_dbf_sense;
  78. #ifdef CONFIG_QDIO_DEBUG
  79. static debug_info_t *qdio_dbf_slsb_out;
  80. static debug_info_t *qdio_dbf_slsb_in;
  81. #endif /* CONFIG_QDIO_DEBUG */
  82. /* iQDIO stuff: */
  83. static volatile struct qdio_q *tiq_list=NULL; /* volatile as it could change
  84. during a while loop */
  85. static DEFINE_SPINLOCK(ttiq_list_lock);
  86. static int register_thinint_result;
  87. static void tiqdio_tl(unsigned long);
  88. static DECLARE_TASKLET(tiqdio_tasklet,tiqdio_tl,0);
  89. /* not a macro, as one of the arguments is atomic_read */
  90. static inline int
  91. qdio_min(int a,int b)
  92. {
  93. if (a<b)
  94. return a;
  95. else
  96. return b;
  97. }
  98. /***************** SCRUBBER HELPER ROUTINES **********************/
  99. #ifdef CONFIG_64BIT
  100. static inline void qdio_perf_stat_inc(atomic64_t *count)
  101. {
  102. if (qdio_performance_stats)
  103. atomic64_inc(count);
  104. }
  105. static inline void qdio_perf_stat_dec(atomic64_t *count)
  106. {
  107. if (qdio_performance_stats)
  108. atomic64_dec(count);
  109. }
  110. #else /* CONFIG_64BIT */
  111. static inline void qdio_perf_stat_inc(atomic_t *count)
  112. {
  113. if (qdio_performance_stats)
  114. atomic_inc(count);
  115. }
  116. static inline void qdio_perf_stat_dec(atomic_t *count)
  117. {
  118. if (qdio_performance_stats)
  119. atomic_dec(count);
  120. }
  121. #endif /* CONFIG_64BIT */
  122. static inline __u64
  123. qdio_get_micros(void)
  124. {
  125. return (get_clock() >> 12); /* time>>12 is microseconds */
  126. }
  127. /*
  128. * unfortunately, we can't just xchg the values; in do_QDIO we want to reserve
  129. * the q in any case, so that we'll not be interrupted when we are in
  130. * qdio_mark_tiq... shouldn't have a really bad impact, as reserving almost
  131. * ever works (last famous words)
  132. */
  133. static inline int
  134. qdio_reserve_q(struct qdio_q *q)
  135. {
  136. return atomic_add_return(1,&q->use_count) - 1;
  137. }
  138. static inline void
  139. qdio_release_q(struct qdio_q *q)
  140. {
  141. atomic_dec(&q->use_count);
  142. }
  143. /*check ccq */
  144. static int
  145. qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
  146. {
  147. char dbf_text[15];
  148. if (ccq == 0 || ccq == 32)
  149. return 0;
  150. if (ccq == 96 || ccq == 97)
  151. return 1;
  152. /*notify devices immediately*/
  153. sprintf(dbf_text,"%d", ccq);
  154. QDIO_DBF_TEXT2(1,trace,dbf_text);
  155. return -EIO;
  156. }
  157. /* EQBS: extract buffer states */
  158. static int
  159. qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
  160. unsigned int *start, unsigned int *cnt)
  161. {
  162. struct qdio_irq *irq;
  163. unsigned int tmp_cnt, q_no, ccq;
  164. int rc ;
  165. char dbf_text[15];
  166. ccq = 0;
  167. tmp_cnt = *cnt;
  168. irq = (struct qdio_irq*)q->irq_ptr;
  169. q_no = q->q_no;
  170. if(!q->is_input_q)
  171. q_no += irq->no_input_qs;
  172. again:
  173. ccq = do_eqbs(irq->sch_token, state, q_no, start, cnt);
  174. rc = qdio_check_ccq(q, ccq);
  175. if ((ccq == 96) && (tmp_cnt != *cnt))
  176. rc = 0;
  177. if (rc == 1) {
  178. QDIO_DBF_TEXT5(1,trace,"eqAGAIN");
  179. goto again;
  180. }
  181. if (rc < 0) {
  182. QDIO_DBF_TEXT2(1,trace,"eqberr");
  183. sprintf(dbf_text,"%2x,%2x,%d,%d",tmp_cnt, *cnt, ccq, q_no);
  184. QDIO_DBF_TEXT2(1,trace,dbf_text);
  185. q->handler(q->cdev,QDIO_STATUS_ACTIVATE_CHECK_CONDITION|
  186. QDIO_STATUS_LOOK_FOR_ERROR,
  187. 0, 0, 0, -1, -1, q->int_parm);
  188. return 0;
  189. }
  190. return (tmp_cnt - *cnt);
  191. }
  192. /* SQBS: set buffer states */
  193. static int
  194. qdio_do_sqbs(struct qdio_q *q, unsigned char state,
  195. unsigned int *start, unsigned int *cnt)
  196. {
  197. struct qdio_irq *irq;
  198. unsigned int tmp_cnt, q_no, ccq;
  199. int rc;
  200. char dbf_text[15];
  201. ccq = 0;
  202. tmp_cnt = *cnt;
  203. irq = (struct qdio_irq*)q->irq_ptr;
  204. q_no = q->q_no;
  205. if(!q->is_input_q)
  206. q_no += irq->no_input_qs;
  207. again:
  208. ccq = do_sqbs(irq->sch_token, state, q_no, start, cnt);
  209. rc = qdio_check_ccq(q, ccq);
  210. if (rc == 1) {
  211. QDIO_DBF_TEXT5(1,trace,"sqAGAIN");
  212. goto again;
  213. }
  214. if (rc < 0) {
  215. QDIO_DBF_TEXT3(1,trace,"sqberr");
  216. sprintf(dbf_text,"%2x,%2x",tmp_cnt,*cnt);
  217. QDIO_DBF_TEXT3(1,trace,dbf_text);
  218. sprintf(dbf_text,"%d,%d",ccq,q_no);
  219. QDIO_DBF_TEXT3(1,trace,dbf_text);
  220. q->handler(q->cdev,QDIO_STATUS_ACTIVATE_CHECK_CONDITION|
  221. QDIO_STATUS_LOOK_FOR_ERROR,
  222. 0, 0, 0, -1, -1, q->int_parm);
  223. return 0;
  224. }
  225. return (tmp_cnt - *cnt);
  226. }
  227. static inline int
  228. qdio_set_slsb(struct qdio_q *q, unsigned int *bufno,
  229. unsigned char state, unsigned int *count)
  230. {
  231. volatile char *slsb;
  232. struct qdio_irq *irq;
  233. irq = (struct qdio_irq*)q->irq_ptr;
  234. if (!irq->is_qebsm) {
  235. slsb = (char *)&q->slsb.acc.val[(*bufno)];
  236. xchg(slsb, state);
  237. return 1;
  238. }
  239. return qdio_do_sqbs(q, state, bufno, count);
  240. }
  241. #ifdef CONFIG_QDIO_DEBUG
  242. static inline void
  243. qdio_trace_slsb(struct qdio_q *q)
  244. {
  245. if (q->queue_type==QDIO_TRACE_QTYPE) {
  246. if (q->is_input_q)
  247. QDIO_DBF_HEX2(0,slsb_in,&q->slsb,
  248. QDIO_MAX_BUFFERS_PER_Q);
  249. else
  250. QDIO_DBF_HEX2(0,slsb_out,&q->slsb,
  251. QDIO_MAX_BUFFERS_PER_Q);
  252. }
  253. }
  254. #endif
  255. static inline int
  256. set_slsb(struct qdio_q *q, unsigned int *bufno,
  257. unsigned char state, unsigned int *count)
  258. {
  259. int rc;
  260. #ifdef CONFIG_QDIO_DEBUG
  261. qdio_trace_slsb(q);
  262. #endif
  263. rc = qdio_set_slsb(q, bufno, state, count);
  264. #ifdef CONFIG_QDIO_DEBUG
  265. qdio_trace_slsb(q);
  266. #endif
  267. return rc;
  268. }
  269. static inline int
  270. qdio_siga_sync(struct qdio_q *q, unsigned int gpr2,
  271. unsigned int gpr3)
  272. {
  273. int cc;
  274. QDIO_DBF_TEXT4(0,trace,"sigasync");
  275. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  276. qdio_perf_stat_inc(&perf_stats.siga_syncs);
  277. cc = do_siga_sync(q->schid, gpr2, gpr3);
  278. if (cc)
  279. QDIO_DBF_HEX3(0,trace,&cc,sizeof(int*));
  280. return cc;
  281. }
  282. static inline int
  283. qdio_siga_sync_q(struct qdio_q *q)
  284. {
  285. if (q->is_input_q)
  286. return qdio_siga_sync(q, 0, q->mask);
  287. return qdio_siga_sync(q, q->mask, 0);
  288. }
  289. static int
  290. __do_siga_output(struct qdio_q *q, unsigned int *busy_bit)
  291. {
  292. struct qdio_irq *irq;
  293. unsigned int fc = 0;
  294. unsigned long schid;
  295. irq = (struct qdio_irq *) q->irq_ptr;
  296. if (!irq->is_qebsm)
  297. schid = *((u32 *)&q->schid);
  298. else {
  299. schid = irq->sch_token;
  300. fc |= 0x80;
  301. }
  302. return do_siga_output(schid, q->mask, busy_bit, fc);
  303. }
  304. /*
  305. * returns QDIO_SIGA_ERROR_ACCESS_EXCEPTION as cc, when SIGA returns
  306. * an access exception
  307. */
  308. static int
  309. qdio_siga_output(struct qdio_q *q)
  310. {
  311. int cc;
  312. __u32 busy_bit;
  313. __u64 start_time=0;
  314. qdio_perf_stat_inc(&perf_stats.siga_outs);
  315. QDIO_DBF_TEXT4(0,trace,"sigaout");
  316. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  317. for (;;) {
  318. cc = __do_siga_output(q, &busy_bit);
  319. //QDIO_PRINT_ERR("cc=%x, busy=%x\n",cc,busy_bit);
  320. if ((cc==2) && (busy_bit) && (q->is_iqdio_q)) {
  321. if (!start_time)
  322. start_time=NOW;
  323. if ((NOW-start_time)>QDIO_BUSY_BIT_PATIENCE)
  324. break;
  325. } else
  326. break;
  327. }
  328. if ((cc==2) && (busy_bit))
  329. cc |= QDIO_SIGA_ERROR_B_BIT_SET;
  330. if (cc)
  331. QDIO_DBF_HEX3(0,trace,&cc,sizeof(int*));
  332. return cc;
  333. }
  334. static int
  335. qdio_siga_input(struct qdio_q *q)
  336. {
  337. int cc;
  338. QDIO_DBF_TEXT4(0,trace,"sigain");
  339. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  340. qdio_perf_stat_inc(&perf_stats.siga_ins);
  341. cc = do_siga_input(q->schid, q->mask);
  342. if (cc)
  343. QDIO_DBF_HEX3(0,trace,&cc,sizeof(int*));
  344. return cc;
  345. }
  346. /* locked by the locks in qdio_activate and qdio_cleanup */
  347. static __u32 *
  348. qdio_get_indicator(void)
  349. {
  350. int i;
  351. for (i=1;i<INDICATORS_PER_CACHELINE;i++)
  352. if (!indicator_used[i]) {
  353. indicator_used[i]=1;
  354. return indicators+i;
  355. }
  356. atomic_inc(&spare_indicator_usecount);
  357. return (__u32 * volatile) &spare_indicator;
  358. }
  359. /* locked by the locks in qdio_activate and qdio_cleanup */
  360. static void
  361. qdio_put_indicator(__u32 *addr)
  362. {
  363. int i;
  364. if ( (addr) && (addr!=&spare_indicator) ) {
  365. i=addr-indicators;
  366. indicator_used[i]=0;
  367. }
  368. if (addr == &spare_indicator)
  369. atomic_dec(&spare_indicator_usecount);
  370. }
  371. static inline void
  372. tiqdio_clear_summary_bit(__u32 *location)
  373. {
  374. QDIO_DBF_TEXT5(0,trace,"clrsummb");
  375. QDIO_DBF_HEX5(0,trace,&location,sizeof(void*));
  376. xchg(location,0);
  377. }
  378. static inline void
  379. tiqdio_set_summary_bit(__u32 *location)
  380. {
  381. QDIO_DBF_TEXT5(0,trace,"setsummb");
  382. QDIO_DBF_HEX5(0,trace,&location,sizeof(void*));
  383. xchg(location,-1);
  384. }
  385. static inline void
  386. tiqdio_sched_tl(void)
  387. {
  388. tasklet_hi_schedule(&tiqdio_tasklet);
  389. }
  390. static void
  391. qdio_mark_tiq(struct qdio_q *q)
  392. {
  393. unsigned long flags;
  394. QDIO_DBF_TEXT4(0,trace,"mark iq");
  395. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  396. spin_lock_irqsave(&ttiq_list_lock,flags);
  397. if (unlikely(atomic_read(&q->is_in_shutdown)))
  398. goto out_unlock;
  399. if (!q->is_input_q)
  400. goto out_unlock;
  401. if ((q->list_prev) || (q->list_next))
  402. goto out_unlock;
  403. if (!tiq_list) {
  404. tiq_list=q;
  405. q->list_prev=q;
  406. q->list_next=q;
  407. } else {
  408. q->list_next=tiq_list;
  409. q->list_prev=tiq_list->list_prev;
  410. tiq_list->list_prev->list_next=q;
  411. tiq_list->list_prev=q;
  412. }
  413. spin_unlock_irqrestore(&ttiq_list_lock,flags);
  414. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  415. tiqdio_sched_tl();
  416. return;
  417. out_unlock:
  418. spin_unlock_irqrestore(&ttiq_list_lock,flags);
  419. return;
  420. }
  421. static inline void
  422. qdio_mark_q(struct qdio_q *q)
  423. {
  424. QDIO_DBF_TEXT4(0,trace,"mark q");
  425. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  426. if (unlikely(atomic_read(&q->is_in_shutdown)))
  427. return;
  428. tasklet_schedule(&q->tasklet);
  429. }
  430. static int
  431. qdio_stop_polling(struct qdio_q *q)
  432. {
  433. #ifdef QDIO_USE_PROCESSING_STATE
  434. unsigned int tmp, gsf, count = 1;
  435. unsigned char state = 0;
  436. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  437. if (!atomic_xchg(&q->polling,0))
  438. return 1;
  439. QDIO_DBF_TEXT4(0,trace,"stoppoll");
  440. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  441. /* show the card that we are not polling anymore */
  442. if (!q->is_input_q)
  443. return 1;
  444. tmp = gsf = GET_SAVED_FRONTIER(q);
  445. tmp = ((tmp + QDIO_MAX_BUFFERS_PER_Q-1) & (QDIO_MAX_BUFFERS_PER_Q-1) );
  446. set_slsb(q, &tmp, SLSB_P_INPUT_NOT_INIT, &count);
  447. /*
  448. * we don't issue this SYNC_MEMORY, as we trust Rick T and
  449. * moreover will not use the PROCESSING state under VM, so
  450. * q->polling was 0 anyway
  451. */
  452. /*SYNC_MEMORY;*/
  453. if (irq->is_qebsm) {
  454. count = 1;
  455. qdio_do_eqbs(q, &state, &gsf, &count);
  456. } else
  457. state = q->slsb.acc.val[gsf];
  458. if (state != SLSB_P_INPUT_PRIMED)
  459. return 1;
  460. /*
  461. * set our summary bit again, as otherwise there is a
  462. * small window we can miss between resetting it and
  463. * checking for PRIMED state
  464. */
  465. if (q->is_thinint_q)
  466. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  467. return 0;
  468. #else /* QDIO_USE_PROCESSING_STATE */
  469. return 1;
  470. #endif /* QDIO_USE_PROCESSING_STATE */
  471. }
  472. /*
  473. * see the comment in do_QDIO and before qdio_reserve_q about the
  474. * sophisticated locking outside of unmark_q, so that we don't need to
  475. * disable the interrupts :-)
  476. */
  477. static void
  478. qdio_unmark_q(struct qdio_q *q)
  479. {
  480. unsigned long flags;
  481. QDIO_DBF_TEXT4(0,trace,"unmark q");
  482. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  483. if ((!q->list_prev)||(!q->list_next))
  484. return;
  485. if ((q->is_thinint_q)&&(q->is_input_q)) {
  486. /* iQDIO */
  487. spin_lock_irqsave(&ttiq_list_lock,flags);
  488. /* in case cleanup has done this already and simultanously
  489. * qdio_unmark_q is called from the interrupt handler, we've
  490. * got to check this in this specific case again */
  491. if ((!q->list_prev)||(!q->list_next))
  492. goto out;
  493. if (q->list_next==q) {
  494. /* q was the only interesting q */
  495. tiq_list=NULL;
  496. q->list_next=NULL;
  497. q->list_prev=NULL;
  498. } else {
  499. q->list_next->list_prev=q->list_prev;
  500. q->list_prev->list_next=q->list_next;
  501. tiq_list=q->list_next;
  502. q->list_next=NULL;
  503. q->list_prev=NULL;
  504. }
  505. out:
  506. spin_unlock_irqrestore(&ttiq_list_lock,flags);
  507. }
  508. }
  509. static inline unsigned long
  510. tiqdio_clear_global_summary(void)
  511. {
  512. unsigned long time;
  513. QDIO_DBF_TEXT5(0,trace,"clrglobl");
  514. time = do_clear_global_summary();
  515. QDIO_DBF_HEX5(0,trace,&time,sizeof(unsigned long));
  516. return time;
  517. }
  518. /************************* OUTBOUND ROUTINES *******************************/
  519. static int
  520. qdio_qebsm_get_outbound_buffer_frontier(struct qdio_q *q)
  521. {
  522. struct qdio_irq *irq;
  523. unsigned char state;
  524. unsigned int cnt, count, ftc;
  525. irq = (struct qdio_irq *) q->irq_ptr;
  526. if ((!q->is_iqdio_q) && (!q->hydra_gives_outbound_pcis))
  527. SYNC_MEMORY;
  528. ftc = q->first_to_check;
  529. count = qdio_min(atomic_read(&q->number_of_buffers_used),
  530. (QDIO_MAX_BUFFERS_PER_Q-1));
  531. if (count == 0)
  532. return q->first_to_check;
  533. cnt = qdio_do_eqbs(q, &state, &ftc, &count);
  534. if (cnt == 0)
  535. return q->first_to_check;
  536. switch (state) {
  537. case SLSB_P_OUTPUT_ERROR:
  538. QDIO_DBF_TEXT3(0,trace,"outperr");
  539. atomic_sub(cnt , &q->number_of_buffers_used);
  540. if (q->qdio_error)
  541. q->error_status_flags |=
  542. QDIO_STATUS_MORE_THAN_ONE_QDIO_ERROR;
  543. q->qdio_error = SLSB_P_OUTPUT_ERROR;
  544. q->error_status_flags |= QDIO_STATUS_LOOK_FOR_ERROR;
  545. q->first_to_check = ftc;
  546. break;
  547. case SLSB_P_OUTPUT_EMPTY:
  548. QDIO_DBF_TEXT5(0,trace,"outpempt");
  549. atomic_sub(cnt, &q->number_of_buffers_used);
  550. q->first_to_check = ftc;
  551. break;
  552. case SLSB_CU_OUTPUT_PRIMED:
  553. /* all buffers primed */
  554. QDIO_DBF_TEXT5(0,trace,"outpprim");
  555. break;
  556. default:
  557. break;
  558. }
  559. QDIO_DBF_HEX4(0,trace,&q->first_to_check,sizeof(int));
  560. return q->first_to_check;
  561. }
  562. static int
  563. qdio_qebsm_get_inbound_buffer_frontier(struct qdio_q *q)
  564. {
  565. struct qdio_irq *irq;
  566. unsigned char state;
  567. int tmp, ftc, count, cnt;
  568. char dbf_text[15];
  569. irq = (struct qdio_irq *) q->irq_ptr;
  570. ftc = q->first_to_check;
  571. count = qdio_min(atomic_read(&q->number_of_buffers_used),
  572. (QDIO_MAX_BUFFERS_PER_Q-1));
  573. if (count == 0)
  574. return q->first_to_check;
  575. cnt = qdio_do_eqbs(q, &state, &ftc, &count);
  576. if (cnt == 0)
  577. return q->first_to_check;
  578. switch (state) {
  579. case SLSB_P_INPUT_ERROR :
  580. #ifdef CONFIG_QDIO_DEBUG
  581. QDIO_DBF_TEXT3(1,trace,"inperr");
  582. sprintf(dbf_text,"%2x,%2x",ftc,count);
  583. QDIO_DBF_TEXT3(1,trace,dbf_text);
  584. #endif /* CONFIG_QDIO_DEBUG */
  585. if (q->qdio_error)
  586. q->error_status_flags |=
  587. QDIO_STATUS_MORE_THAN_ONE_QDIO_ERROR;
  588. q->qdio_error = SLSB_P_INPUT_ERROR;
  589. q->error_status_flags |= QDIO_STATUS_LOOK_FOR_ERROR;
  590. atomic_sub(cnt, &q->number_of_buffers_used);
  591. q->first_to_check = ftc;
  592. break;
  593. case SLSB_P_INPUT_PRIMED :
  594. QDIO_DBF_TEXT3(0,trace,"inptprim");
  595. sprintf(dbf_text,"%2x,%2x",ftc,count);
  596. QDIO_DBF_TEXT3(1,trace,dbf_text);
  597. tmp = 0;
  598. ftc = q->first_to_check;
  599. #ifdef QDIO_USE_PROCESSING_STATE
  600. if (cnt > 1) {
  601. cnt -= 1;
  602. tmp = set_slsb(q, &ftc, SLSB_P_INPUT_NOT_INIT, &cnt);
  603. if (!tmp)
  604. break;
  605. }
  606. cnt = 1;
  607. tmp += set_slsb(q, &ftc,
  608. SLSB_P_INPUT_PROCESSING, &cnt);
  609. atomic_set(&q->polling, 1);
  610. #else
  611. tmp = set_slsb(q, &ftc, SLSB_P_INPUT_NOT_INIT, &cnt);
  612. #endif
  613. atomic_sub(tmp, &q->number_of_buffers_used);
  614. q->first_to_check = ftc;
  615. break;
  616. case SLSB_CU_INPUT_EMPTY:
  617. case SLSB_P_INPUT_NOT_INIT:
  618. case SLSB_P_INPUT_PROCESSING:
  619. QDIO_DBF_TEXT5(0,trace,"inpnipro");
  620. break;
  621. default:
  622. break;
  623. }
  624. QDIO_DBF_HEX4(0,trace,&q->first_to_check,sizeof(int));
  625. return q->first_to_check;
  626. }
  627. static int
  628. qdio_get_outbound_buffer_frontier(struct qdio_q *q)
  629. {
  630. struct qdio_irq *irq;
  631. volatile char *slsb;
  632. unsigned int count = 1;
  633. int first_not_to_check, f, f_mod_no;
  634. char dbf_text[15];
  635. QDIO_DBF_TEXT4(0,trace,"getobfro");
  636. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  637. irq = (struct qdio_irq *) q->irq_ptr;
  638. if (irq->is_qebsm)
  639. return qdio_qebsm_get_outbound_buffer_frontier(q);
  640. slsb=&q->slsb.acc.val[0];
  641. f_mod_no=f=q->first_to_check;
  642. /*
  643. * f points to already processed elements, so f+no_used is correct...
  644. * ... but: we don't check 128 buffers, as otherwise
  645. * qdio_has_outbound_q_moved would return 0
  646. */
  647. first_not_to_check=f+qdio_min(atomic_read(&q->number_of_buffers_used),
  648. (QDIO_MAX_BUFFERS_PER_Q-1));
  649. if (((!q->is_iqdio_q) && (!q->hydra_gives_outbound_pcis)) ||
  650. (q->queue_type == QDIO_IQDIO_QFMT_ASYNCH))
  651. SYNC_MEMORY;
  652. check_next:
  653. if (f==first_not_to_check)
  654. goto out;
  655. switch(slsb[f_mod_no]) {
  656. /* the adapter has not fetched the output yet */
  657. case SLSB_CU_OUTPUT_PRIMED:
  658. QDIO_DBF_TEXT5(0,trace,"outpprim");
  659. break;
  660. /* the adapter got it */
  661. case SLSB_P_OUTPUT_EMPTY:
  662. atomic_dec(&q->number_of_buffers_used);
  663. f++;
  664. f_mod_no=f&(QDIO_MAX_BUFFERS_PER_Q-1);
  665. QDIO_DBF_TEXT5(0,trace,"outpempt");
  666. goto check_next;
  667. case SLSB_P_OUTPUT_ERROR:
  668. QDIO_DBF_TEXT3(0,trace,"outperr");
  669. sprintf(dbf_text,"%x-%x-%x",f_mod_no,
  670. q->sbal[f_mod_no]->element[14].sbalf.value,
  671. q->sbal[f_mod_no]->element[15].sbalf.value);
  672. QDIO_DBF_TEXT3(1,trace,dbf_text);
  673. QDIO_DBF_HEX2(1,sbal,q->sbal[f_mod_no],256);
  674. /* kind of process the buffer */
  675. set_slsb(q, &f_mod_no, SLSB_P_OUTPUT_NOT_INIT, &count);
  676. /*
  677. * we increment the frontier, as this buffer
  678. * was processed obviously
  679. */
  680. atomic_dec(&q->number_of_buffers_used);
  681. f_mod_no=(f_mod_no+1)&(QDIO_MAX_BUFFERS_PER_Q-1);
  682. if (q->qdio_error)
  683. q->error_status_flags|=
  684. QDIO_STATUS_MORE_THAN_ONE_QDIO_ERROR;
  685. q->qdio_error=SLSB_P_OUTPUT_ERROR;
  686. q->error_status_flags|=QDIO_STATUS_LOOK_FOR_ERROR;
  687. break;
  688. /* no new buffers */
  689. default:
  690. QDIO_DBF_TEXT5(0,trace,"outpni");
  691. }
  692. out:
  693. return (q->first_to_check=f_mod_no);
  694. }
  695. /* all buffers are processed */
  696. static int
  697. qdio_is_outbound_q_done(struct qdio_q *q)
  698. {
  699. int no_used;
  700. #ifdef CONFIG_QDIO_DEBUG
  701. char dbf_text[15];
  702. #endif
  703. no_used=atomic_read(&q->number_of_buffers_used);
  704. #ifdef CONFIG_QDIO_DEBUG
  705. if (no_used) {
  706. sprintf(dbf_text,"oqisnt%02x",no_used);
  707. QDIO_DBF_TEXT4(0,trace,dbf_text);
  708. } else {
  709. QDIO_DBF_TEXT4(0,trace,"oqisdone");
  710. }
  711. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  712. #endif /* CONFIG_QDIO_DEBUG */
  713. return (no_used==0);
  714. }
  715. static int
  716. qdio_has_outbound_q_moved(struct qdio_q *q)
  717. {
  718. int i;
  719. i=qdio_get_outbound_buffer_frontier(q);
  720. if ( (i!=GET_SAVED_FRONTIER(q)) ||
  721. (q->error_status_flags&QDIO_STATUS_LOOK_FOR_ERROR) ) {
  722. SAVE_FRONTIER(q,i);
  723. QDIO_DBF_TEXT4(0,trace,"oqhasmvd");
  724. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  725. return 1;
  726. } else {
  727. QDIO_DBF_TEXT4(0,trace,"oqhsntmv");
  728. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  729. return 0;
  730. }
  731. }
  732. static void
  733. qdio_kick_outbound_q(struct qdio_q *q)
  734. {
  735. int result;
  736. #ifdef CONFIG_QDIO_DEBUG
  737. char dbf_text[15];
  738. QDIO_DBF_TEXT4(0,trace,"kickoutq");
  739. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  740. #endif /* CONFIG_QDIO_DEBUG */
  741. if (!q->siga_out)
  742. return;
  743. /* here's the story with cc=2 and busy bit set (thanks, Rick):
  744. * VM's CP could present us cc=2 and busy bit set on SIGA-write
  745. * during reconfiguration of their Guest LAN (only in HIPERS mode,
  746. * QDIO mode is asynchronous -- cc=2 and busy bit there will take
  747. * the queues down immediately; and not being under VM we have a
  748. * problem on cc=2 and busy bit set right away).
  749. *
  750. * Therefore qdio_siga_output will try for a short time constantly,
  751. * if such a condition occurs. If it doesn't change, it will
  752. * increase the busy_siga_counter and save the timestamp, and
  753. * schedule the queue for later processing (via mark_q, using the
  754. * queue tasklet). __qdio_outbound_processing will check out the
  755. * counter. If non-zero, it will call qdio_kick_outbound_q as often
  756. * as the value of the counter. This will attempt further SIGA
  757. * instructions. For each successful SIGA, the counter is
  758. * decreased, for failing SIGAs the counter remains the same, after
  759. * all.
  760. * After some time of no movement, qdio_kick_outbound_q will
  761. * finally fail and reflect corresponding error codes to call
  762. * the upper layer module and have it take the queues down.
  763. *
  764. * Note that this is a change from the original HiperSockets design
  765. * (saying cc=2 and busy bit means take the queues down), but in
  766. * these days Guest LAN didn't exist... excessive cc=2 with busy bit
  767. * conditions will still take the queues down, but the threshold is
  768. * higher due to the Guest LAN environment.
  769. */
  770. result=qdio_siga_output(q);
  771. switch (result) {
  772. case 0:
  773. /* went smooth this time, reset timestamp */
  774. #ifdef CONFIG_QDIO_DEBUG
  775. QDIO_DBF_TEXT3(0,trace,"cc2reslv");
  776. sprintf(dbf_text,"%4x%2x%2x",q->schid.sch_no,q->q_no,
  777. atomic_read(&q->busy_siga_counter));
  778. QDIO_DBF_TEXT3(0,trace,dbf_text);
  779. #endif /* CONFIG_QDIO_DEBUG */
  780. q->timing.busy_start=0;
  781. break;
  782. case (2|QDIO_SIGA_ERROR_B_BIT_SET):
  783. /* cc=2 and busy bit: */
  784. atomic_inc(&q->busy_siga_counter);
  785. /* if the last siga was successful, save
  786. * timestamp here */
  787. if (!q->timing.busy_start)
  788. q->timing.busy_start=NOW;
  789. /* if we're in time, don't touch error_status_flags
  790. * and siga_error */
  791. if (NOW-q->timing.busy_start<QDIO_BUSY_BIT_GIVE_UP) {
  792. qdio_mark_q(q);
  793. break;
  794. }
  795. QDIO_DBF_TEXT2(0,trace,"cc2REPRT");
  796. #ifdef CONFIG_QDIO_DEBUG
  797. sprintf(dbf_text,"%4x%2x%2x",q->schid.sch_no,q->q_no,
  798. atomic_read(&q->busy_siga_counter));
  799. QDIO_DBF_TEXT3(0,trace,dbf_text);
  800. #endif /* CONFIG_QDIO_DEBUG */
  801. /* else fallthrough and report error */
  802. default:
  803. /* for plain cc=1, 2 or 3: */
  804. if (q->siga_error)
  805. q->error_status_flags|=
  806. QDIO_STATUS_MORE_THAN_ONE_SIGA_ERROR;
  807. q->error_status_flags|=
  808. QDIO_STATUS_LOOK_FOR_ERROR;
  809. q->siga_error=result;
  810. }
  811. }
  812. static void
  813. qdio_kick_outbound_handler(struct qdio_q *q)
  814. {
  815. int start, end, real_end, count;
  816. #ifdef CONFIG_QDIO_DEBUG
  817. char dbf_text[15];
  818. #endif
  819. start = q->first_element_to_kick;
  820. /* last_move_ftc was just updated */
  821. real_end = GET_SAVED_FRONTIER(q);
  822. end = (real_end+QDIO_MAX_BUFFERS_PER_Q-1)&
  823. (QDIO_MAX_BUFFERS_PER_Q-1);
  824. count = (end+QDIO_MAX_BUFFERS_PER_Q+1-start)&
  825. (QDIO_MAX_BUFFERS_PER_Q-1);
  826. #ifdef CONFIG_QDIO_DEBUG
  827. QDIO_DBF_TEXT4(0,trace,"kickouth");
  828. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  829. sprintf(dbf_text,"s=%2xc=%2x",start,count);
  830. QDIO_DBF_TEXT4(0,trace,dbf_text);
  831. #endif /* CONFIG_QDIO_DEBUG */
  832. if (q->state==QDIO_IRQ_STATE_ACTIVE)
  833. q->handler(q->cdev,QDIO_STATUS_OUTBOUND_INT|
  834. q->error_status_flags,
  835. q->qdio_error,q->siga_error,q->q_no,start,count,
  836. q->int_parm);
  837. /* for the next time: */
  838. q->first_element_to_kick=real_end;
  839. q->qdio_error=0;
  840. q->siga_error=0;
  841. q->error_status_flags=0;
  842. }
  843. static void
  844. __qdio_outbound_processing(struct qdio_q *q)
  845. {
  846. int siga_attempts;
  847. QDIO_DBF_TEXT4(0,trace,"qoutproc");
  848. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  849. if (unlikely(qdio_reserve_q(q))) {
  850. qdio_release_q(q);
  851. qdio_perf_stat_inc(&perf_stats.outbound_tl_runs_resched);
  852. /* as we're sissies, we'll check next time */
  853. if (likely(!atomic_read(&q->is_in_shutdown))) {
  854. qdio_mark_q(q);
  855. QDIO_DBF_TEXT4(0,trace,"busy,agn");
  856. }
  857. return;
  858. }
  859. qdio_perf_stat_inc(&perf_stats.outbound_tl_runs);
  860. qdio_perf_stat_inc(&perf_stats.tl_runs);
  861. /* see comment in qdio_kick_outbound_q */
  862. siga_attempts=atomic_read(&q->busy_siga_counter);
  863. while (siga_attempts) {
  864. atomic_dec(&q->busy_siga_counter);
  865. qdio_kick_outbound_q(q);
  866. siga_attempts--;
  867. }
  868. if (qdio_has_outbound_q_moved(q))
  869. qdio_kick_outbound_handler(q);
  870. if (q->queue_type == QDIO_ZFCP_QFMT) {
  871. if ((!q->hydra_gives_outbound_pcis) &&
  872. (!qdio_is_outbound_q_done(q)))
  873. qdio_mark_q(q);
  874. }
  875. else if (((!q->is_iqdio_q) && (!q->is_pci_out)) ||
  876. (q->queue_type == QDIO_IQDIO_QFMT_ASYNCH)) {
  877. /*
  878. * make sure buffer switch from PRIMED to EMPTY is noticed
  879. * and outbound_handler is called
  880. */
  881. if (qdio_is_outbound_q_done(q)) {
  882. del_timer(&q->timer);
  883. } else {
  884. if (!timer_pending(&q->timer))
  885. mod_timer(&q->timer, jiffies +
  886. QDIO_FORCE_CHECK_TIMEOUT);
  887. }
  888. }
  889. qdio_release_q(q);
  890. }
  891. static void
  892. qdio_outbound_processing(struct qdio_q *q)
  893. {
  894. __qdio_outbound_processing(q);
  895. }
  896. /************************* INBOUND ROUTINES *******************************/
  897. static int
  898. qdio_get_inbound_buffer_frontier(struct qdio_q *q)
  899. {
  900. struct qdio_irq *irq;
  901. int f,f_mod_no;
  902. volatile char *slsb;
  903. unsigned int count = 1;
  904. int first_not_to_check;
  905. #ifdef CONFIG_QDIO_DEBUG
  906. char dbf_text[15];
  907. #endif /* CONFIG_QDIO_DEBUG */
  908. #ifdef QDIO_USE_PROCESSING_STATE
  909. int last_position=-1;
  910. #endif /* QDIO_USE_PROCESSING_STATE */
  911. QDIO_DBF_TEXT4(0,trace,"getibfro");
  912. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  913. irq = (struct qdio_irq *) q->irq_ptr;
  914. if (irq->is_qebsm)
  915. return qdio_qebsm_get_inbound_buffer_frontier(q);
  916. slsb=&q->slsb.acc.val[0];
  917. f_mod_no=f=q->first_to_check;
  918. /*
  919. * we don't check 128 buffers, as otherwise qdio_has_inbound_q_moved
  920. * would return 0
  921. */
  922. first_not_to_check=f+qdio_min(atomic_read(&q->number_of_buffers_used),
  923. (QDIO_MAX_BUFFERS_PER_Q-1));
  924. /*
  925. * we don't use this one, as a PCI or we after a thin interrupt
  926. * will sync the queues
  927. */
  928. /* SYNC_MEMORY;*/
  929. check_next:
  930. f_mod_no=f&(QDIO_MAX_BUFFERS_PER_Q-1);
  931. if (f==first_not_to_check)
  932. goto out;
  933. switch (slsb[f_mod_no]) {
  934. /* CU_EMPTY means frontier is reached */
  935. case SLSB_CU_INPUT_EMPTY:
  936. QDIO_DBF_TEXT5(0,trace,"inptempt");
  937. break;
  938. /* P_PRIMED means set slsb to P_PROCESSING and move on */
  939. case SLSB_P_INPUT_PRIMED:
  940. QDIO_DBF_TEXT5(0,trace,"inptprim");
  941. #ifdef QDIO_USE_PROCESSING_STATE
  942. /*
  943. * as soon as running under VM, polling the input queues will
  944. * kill VM in terms of CP overhead
  945. */
  946. if (q->siga_sync) {
  947. set_slsb(q, &f_mod_no, SLSB_P_INPUT_NOT_INIT, &count);
  948. } else {
  949. /* set the previous buffer to NOT_INIT. The current
  950. * buffer will be set to PROCESSING at the end of
  951. * this function to avoid further interrupts. */
  952. if (last_position>=0)
  953. set_slsb(q, &last_position,
  954. SLSB_P_INPUT_NOT_INIT, &count);
  955. atomic_set(&q->polling,1);
  956. last_position=f_mod_no;
  957. }
  958. #else /* QDIO_USE_PROCESSING_STATE */
  959. set_slsb(q, &f_mod_no, SLSB_P_INPUT_NOT_INIT, &count);
  960. #endif /* QDIO_USE_PROCESSING_STATE */
  961. /*
  962. * not needed, as the inbound queue will be synced on the next
  963. * siga-r, resp. tiqdio_is_inbound_q_done will do the siga-s
  964. */
  965. /*SYNC_MEMORY;*/
  966. f++;
  967. atomic_dec(&q->number_of_buffers_used);
  968. goto check_next;
  969. case SLSB_P_INPUT_NOT_INIT:
  970. case SLSB_P_INPUT_PROCESSING:
  971. QDIO_DBF_TEXT5(0,trace,"inpnipro");
  972. break;
  973. /* P_ERROR means frontier is reached, break and report error */
  974. case SLSB_P_INPUT_ERROR:
  975. #ifdef CONFIG_QDIO_DEBUG
  976. sprintf(dbf_text,"inperr%2x",f_mod_no);
  977. QDIO_DBF_TEXT3(1,trace,dbf_text);
  978. #endif /* CONFIG_QDIO_DEBUG */
  979. QDIO_DBF_HEX2(1,sbal,q->sbal[f_mod_no],256);
  980. /* kind of process the buffer */
  981. set_slsb(q, &f_mod_no, SLSB_P_INPUT_NOT_INIT, &count);
  982. if (q->qdio_error)
  983. q->error_status_flags|=
  984. QDIO_STATUS_MORE_THAN_ONE_QDIO_ERROR;
  985. q->qdio_error=SLSB_P_INPUT_ERROR;
  986. q->error_status_flags|=QDIO_STATUS_LOOK_FOR_ERROR;
  987. /* we increment the frontier, as this buffer
  988. * was processed obviously */
  989. f_mod_no=(f_mod_no+1)&(QDIO_MAX_BUFFERS_PER_Q-1);
  990. atomic_dec(&q->number_of_buffers_used);
  991. #ifdef QDIO_USE_PROCESSING_STATE
  992. last_position=-1;
  993. #endif /* QDIO_USE_PROCESSING_STATE */
  994. break;
  995. /* everything else means frontier not changed (HALTED or so) */
  996. default:
  997. break;
  998. }
  999. out:
  1000. q->first_to_check=f_mod_no;
  1001. #ifdef QDIO_USE_PROCESSING_STATE
  1002. if (last_position>=0)
  1003. set_slsb(q, &last_position, SLSB_P_INPUT_PROCESSING, &count);
  1004. #endif /* QDIO_USE_PROCESSING_STATE */
  1005. QDIO_DBF_HEX4(0,trace,&q->first_to_check,sizeof(int));
  1006. return q->first_to_check;
  1007. }
  1008. static int
  1009. qdio_has_inbound_q_moved(struct qdio_q *q)
  1010. {
  1011. int i;
  1012. i=qdio_get_inbound_buffer_frontier(q);
  1013. if ( (i!=GET_SAVED_FRONTIER(q)) ||
  1014. (q->error_status_flags&QDIO_STATUS_LOOK_FOR_ERROR) ) {
  1015. SAVE_FRONTIER(q,i);
  1016. if ((!q->siga_sync)&&(!q->hydra_gives_outbound_pcis))
  1017. SAVE_TIMESTAMP(q);
  1018. QDIO_DBF_TEXT4(0,trace,"inhasmvd");
  1019. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1020. return 1;
  1021. } else {
  1022. QDIO_DBF_TEXT4(0,trace,"inhsntmv");
  1023. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1024. return 0;
  1025. }
  1026. }
  1027. /* means, no more buffers to be filled */
  1028. static int
  1029. tiqdio_is_inbound_q_done(struct qdio_q *q)
  1030. {
  1031. int no_used;
  1032. unsigned int start_buf, count;
  1033. unsigned char state = 0;
  1034. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  1035. #ifdef CONFIG_QDIO_DEBUG
  1036. char dbf_text[15];
  1037. #endif
  1038. no_used=atomic_read(&q->number_of_buffers_used);
  1039. /* propagate the change from 82 to 80 through VM */
  1040. SYNC_MEMORY;
  1041. #ifdef CONFIG_QDIO_DEBUG
  1042. if (no_used) {
  1043. sprintf(dbf_text,"iqisnt%02x",no_used);
  1044. QDIO_DBF_TEXT4(0,trace,dbf_text);
  1045. } else {
  1046. QDIO_DBF_TEXT4(0,trace,"iniqisdo");
  1047. }
  1048. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1049. #endif /* CONFIG_QDIO_DEBUG */
  1050. if (!no_used)
  1051. return 1;
  1052. if (!q->siga_sync && !irq->is_qebsm)
  1053. /* we'll check for more primed buffers in qeth_stop_polling */
  1054. return 0;
  1055. if (irq->is_qebsm) {
  1056. count = 1;
  1057. start_buf = q->first_to_check;
  1058. qdio_do_eqbs(q, &state, &start_buf, &count);
  1059. } else
  1060. state = q->slsb.acc.val[q->first_to_check];
  1061. if (state != SLSB_P_INPUT_PRIMED)
  1062. /*
  1063. * nothing more to do, if next buffer is not PRIMED.
  1064. * note that we did a SYNC_MEMORY before, that there
  1065. * has been a sychnronization.
  1066. * we will return 0 below, as there is nothing to do
  1067. * (stop_polling not necessary, as we have not been
  1068. * using the PROCESSING state
  1069. */
  1070. return 0;
  1071. /*
  1072. * ok, the next input buffer is primed. that means, that device state
  1073. * change indicator and adapter local summary are set, so we will find
  1074. * it next time.
  1075. * we will return 0 below, as there is nothing to do, except scheduling
  1076. * ourselves for the next time.
  1077. */
  1078. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  1079. tiqdio_sched_tl();
  1080. return 0;
  1081. }
  1082. static int
  1083. qdio_is_inbound_q_done(struct qdio_q *q)
  1084. {
  1085. int no_used;
  1086. unsigned int start_buf, count;
  1087. unsigned char state = 0;
  1088. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  1089. #ifdef CONFIG_QDIO_DEBUG
  1090. char dbf_text[15];
  1091. #endif
  1092. no_used=atomic_read(&q->number_of_buffers_used);
  1093. /*
  1094. * we need that one for synchronization with the adapter, as it
  1095. * does a kind of PCI avoidance
  1096. */
  1097. SYNC_MEMORY;
  1098. if (!no_used) {
  1099. QDIO_DBF_TEXT4(0,trace,"inqisdnA");
  1100. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1101. return 1;
  1102. }
  1103. if (irq->is_qebsm) {
  1104. count = 1;
  1105. start_buf = q->first_to_check;
  1106. qdio_do_eqbs(q, &state, &start_buf, &count);
  1107. } else
  1108. state = q->slsb.acc.val[q->first_to_check];
  1109. if (state == SLSB_P_INPUT_PRIMED) {
  1110. /* we got something to do */
  1111. QDIO_DBF_TEXT4(0,trace,"inqisntA");
  1112. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1113. return 0;
  1114. }
  1115. /* on VM, we don't poll, so the q is always done here */
  1116. if (q->siga_sync)
  1117. return 1;
  1118. if (q->hydra_gives_outbound_pcis)
  1119. return 1;
  1120. /*
  1121. * at this point we know, that inbound first_to_check
  1122. * has (probably) not moved (see qdio_inbound_processing)
  1123. */
  1124. if (NOW>GET_SAVED_TIMESTAMP(q)+q->timing.threshold) {
  1125. #ifdef CONFIG_QDIO_DEBUG
  1126. QDIO_DBF_TEXT4(0,trace,"inqisdon");
  1127. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1128. sprintf(dbf_text,"pf%02xcn%02x",q->first_to_check,no_used);
  1129. QDIO_DBF_TEXT4(0,trace,dbf_text);
  1130. #endif /* CONFIG_QDIO_DEBUG */
  1131. return 1;
  1132. } else {
  1133. #ifdef CONFIG_QDIO_DEBUG
  1134. QDIO_DBF_TEXT4(0,trace,"inqisntd");
  1135. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1136. sprintf(dbf_text,"pf%02xcn%02x",q->first_to_check,no_used);
  1137. QDIO_DBF_TEXT4(0,trace,dbf_text);
  1138. #endif /* CONFIG_QDIO_DEBUG */
  1139. return 0;
  1140. }
  1141. }
  1142. static void
  1143. qdio_kick_inbound_handler(struct qdio_q *q)
  1144. {
  1145. int count, start, end, real_end, i;
  1146. #ifdef CONFIG_QDIO_DEBUG
  1147. char dbf_text[15];
  1148. #endif
  1149. QDIO_DBF_TEXT4(0,trace,"kickinh");
  1150. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1151. start=q->first_element_to_kick;
  1152. real_end=q->first_to_check;
  1153. end=(real_end+QDIO_MAX_BUFFERS_PER_Q-1)&(QDIO_MAX_BUFFERS_PER_Q-1);
  1154. i=start;
  1155. count=0;
  1156. while (1) {
  1157. count++;
  1158. if (i==end)
  1159. break;
  1160. i=(i+1)&(QDIO_MAX_BUFFERS_PER_Q-1);
  1161. }
  1162. #ifdef CONFIG_QDIO_DEBUG
  1163. sprintf(dbf_text,"s=%2xc=%2x",start,count);
  1164. QDIO_DBF_TEXT4(0,trace,dbf_text);
  1165. #endif /* CONFIG_QDIO_DEBUG */
  1166. if (likely(q->state==QDIO_IRQ_STATE_ACTIVE))
  1167. q->handler(q->cdev,
  1168. QDIO_STATUS_INBOUND_INT|q->error_status_flags,
  1169. q->qdio_error,q->siga_error,q->q_no,start,count,
  1170. q->int_parm);
  1171. /* for the next time: */
  1172. q->first_element_to_kick=real_end;
  1173. q->qdio_error=0;
  1174. q->siga_error=0;
  1175. q->error_status_flags=0;
  1176. qdio_perf_stat_inc(&perf_stats.inbound_cnt);
  1177. }
  1178. static void
  1179. __tiqdio_inbound_processing(struct qdio_q *q, int spare_ind_was_set)
  1180. {
  1181. struct qdio_irq *irq_ptr;
  1182. struct qdio_q *oq;
  1183. int i;
  1184. QDIO_DBF_TEXT4(0,trace,"iqinproc");
  1185. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1186. /*
  1187. * we first want to reserve the q, so that we know, that we don't
  1188. * interrupt ourselves and call qdio_unmark_q, as is_in_shutdown might
  1189. * be set
  1190. */
  1191. if (unlikely(qdio_reserve_q(q))) {
  1192. qdio_release_q(q);
  1193. qdio_perf_stat_inc(&perf_stats.inbound_thin_tl_runs_resched);
  1194. /*
  1195. * as we might just be about to stop polling, we make
  1196. * sure that we check again at least once more
  1197. */
  1198. tiqdio_sched_tl();
  1199. return;
  1200. }
  1201. qdio_perf_stat_inc(&perf_stats.inbound_thin_tl_runs);
  1202. if (unlikely(atomic_read(&q->is_in_shutdown))) {
  1203. qdio_unmark_q(q);
  1204. goto out;
  1205. }
  1206. /*
  1207. * we reset spare_ind_was_set, when the queue does not use the
  1208. * spare indicator
  1209. */
  1210. if (spare_ind_was_set)
  1211. spare_ind_was_set = (q->dev_st_chg_ind == &spare_indicator);
  1212. if (!(*(q->dev_st_chg_ind)) && !spare_ind_was_set)
  1213. goto out;
  1214. /*
  1215. * q->dev_st_chg_ind is the indicator, be it shared or not.
  1216. * only clear it, if indicator is non-shared
  1217. */
  1218. if (!spare_ind_was_set)
  1219. tiqdio_clear_summary_bit((__u32*)q->dev_st_chg_ind);
  1220. if (q->hydra_gives_outbound_pcis) {
  1221. if (!q->siga_sync_done_on_thinints) {
  1222. SYNC_MEMORY_ALL;
  1223. } else if ((!q->siga_sync_done_on_outb_tis)&&
  1224. (q->hydra_gives_outbound_pcis)) {
  1225. SYNC_MEMORY_ALL_OUTB;
  1226. }
  1227. } else {
  1228. SYNC_MEMORY;
  1229. }
  1230. /*
  1231. * maybe we have to do work on our outbound queues... at least
  1232. * we have to check the outbound-int-capable thinint-capable
  1233. * queues
  1234. */
  1235. if (q->hydra_gives_outbound_pcis) {
  1236. irq_ptr = (struct qdio_irq*)q->irq_ptr;
  1237. for (i=0;i<irq_ptr->no_output_qs;i++) {
  1238. oq = irq_ptr->output_qs[i];
  1239. if (!qdio_is_outbound_q_done(oq)) {
  1240. qdio_perf_stat_dec(&perf_stats.tl_runs);
  1241. __qdio_outbound_processing(oq);
  1242. }
  1243. }
  1244. }
  1245. if (!qdio_has_inbound_q_moved(q))
  1246. goto out;
  1247. qdio_kick_inbound_handler(q);
  1248. if (tiqdio_is_inbound_q_done(q))
  1249. if (!qdio_stop_polling(q)) {
  1250. /*
  1251. * we set the flags to get into the stuff next time,
  1252. * see also comment in qdio_stop_polling
  1253. */
  1254. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  1255. tiqdio_sched_tl();
  1256. }
  1257. out:
  1258. qdio_release_q(q);
  1259. }
  1260. static void
  1261. tiqdio_inbound_processing(struct qdio_q *q)
  1262. {
  1263. __tiqdio_inbound_processing(q, atomic_read(&spare_indicator_usecount));
  1264. }
  1265. static void
  1266. __qdio_inbound_processing(struct qdio_q *q)
  1267. {
  1268. int q_laps=0;
  1269. QDIO_DBF_TEXT4(0,trace,"qinproc");
  1270. QDIO_DBF_HEX4(0,trace,&q,sizeof(void*));
  1271. if (unlikely(qdio_reserve_q(q))) {
  1272. qdio_release_q(q);
  1273. qdio_perf_stat_inc(&perf_stats.inbound_tl_runs_resched);
  1274. /* as we're sissies, we'll check next time */
  1275. if (likely(!atomic_read(&q->is_in_shutdown))) {
  1276. qdio_mark_q(q);
  1277. QDIO_DBF_TEXT4(0,trace,"busy,agn");
  1278. }
  1279. return;
  1280. }
  1281. qdio_perf_stat_inc(&perf_stats.inbound_tl_runs);
  1282. qdio_perf_stat_inc(&perf_stats.tl_runs);
  1283. again:
  1284. if (qdio_has_inbound_q_moved(q)) {
  1285. qdio_kick_inbound_handler(q);
  1286. if (!qdio_stop_polling(q)) {
  1287. q_laps++;
  1288. if (q_laps<QDIO_Q_LAPS)
  1289. goto again;
  1290. }
  1291. qdio_mark_q(q);
  1292. } else {
  1293. if (!qdio_is_inbound_q_done(q))
  1294. /* means poll time is not yet over */
  1295. qdio_mark_q(q);
  1296. }
  1297. qdio_release_q(q);
  1298. }
  1299. static void
  1300. qdio_inbound_processing(struct qdio_q *q)
  1301. {
  1302. __qdio_inbound_processing(q);
  1303. }
  1304. /************************* MAIN ROUTINES *******************************/
  1305. #ifdef QDIO_USE_PROCESSING_STATE
  1306. static int
  1307. tiqdio_reset_processing_state(struct qdio_q *q, int q_laps)
  1308. {
  1309. if (!q) {
  1310. tiqdio_sched_tl();
  1311. return 0;
  1312. }
  1313. /*
  1314. * under VM, we have not used the PROCESSING state, so no
  1315. * need to stop polling
  1316. */
  1317. if (q->siga_sync)
  1318. return 2;
  1319. if (unlikely(qdio_reserve_q(q))) {
  1320. qdio_release_q(q);
  1321. qdio_perf_stat_inc(&perf_stats.inbound_thin_tl_runs_resched);
  1322. /*
  1323. * as we might just be about to stop polling, we make
  1324. * sure that we check again at least once more
  1325. */
  1326. /*
  1327. * sanity -- we'd get here without setting the
  1328. * dev st chg ind
  1329. */
  1330. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  1331. tiqdio_sched_tl();
  1332. return 0;
  1333. }
  1334. if (qdio_stop_polling(q)) {
  1335. qdio_release_q(q);
  1336. return 2;
  1337. }
  1338. if (q_laps<QDIO_Q_LAPS-1) {
  1339. qdio_release_q(q);
  1340. return 3;
  1341. }
  1342. /*
  1343. * we set the flags to get into the stuff
  1344. * next time, see also comment in qdio_stop_polling
  1345. */
  1346. tiqdio_set_summary_bit((__u32*)q->dev_st_chg_ind);
  1347. tiqdio_sched_tl();
  1348. qdio_release_q(q);
  1349. return 1;
  1350. }
  1351. #endif /* QDIO_USE_PROCESSING_STATE */
  1352. static void
  1353. tiqdio_inbound_checks(void)
  1354. {
  1355. struct qdio_q *q;
  1356. int spare_ind_was_set=0;
  1357. #ifdef QDIO_USE_PROCESSING_STATE
  1358. int q_laps=0;
  1359. #endif /* QDIO_USE_PROCESSING_STATE */
  1360. QDIO_DBF_TEXT4(0,trace,"iqdinbck");
  1361. QDIO_DBF_TEXT5(0,trace,"iqlocsum");
  1362. #ifdef QDIO_USE_PROCESSING_STATE
  1363. again:
  1364. #endif /* QDIO_USE_PROCESSING_STATE */
  1365. /* when the spare indicator is used and set, save that and clear it */
  1366. if ((atomic_read(&spare_indicator_usecount)) && spare_indicator) {
  1367. spare_ind_was_set = 1;
  1368. tiqdio_clear_summary_bit((__u32*)&spare_indicator);
  1369. }
  1370. q=(struct qdio_q*)tiq_list;
  1371. do {
  1372. if (!q)
  1373. break;
  1374. __tiqdio_inbound_processing(q, spare_ind_was_set);
  1375. q=(struct qdio_q*)q->list_next;
  1376. } while (q!=(struct qdio_q*)tiq_list);
  1377. #ifdef QDIO_USE_PROCESSING_STATE
  1378. q=(struct qdio_q*)tiq_list;
  1379. do {
  1380. int ret;
  1381. ret = tiqdio_reset_processing_state(q, q_laps);
  1382. switch (ret) {
  1383. case 0:
  1384. return;
  1385. case 1:
  1386. q_laps++;
  1387. case 2:
  1388. q = (struct qdio_q*)q->list_next;
  1389. break;
  1390. default:
  1391. q_laps++;
  1392. goto again;
  1393. }
  1394. } while (q!=(struct qdio_q*)tiq_list);
  1395. #endif /* QDIO_USE_PROCESSING_STATE */
  1396. }
  1397. static void
  1398. tiqdio_tl(unsigned long data)
  1399. {
  1400. QDIO_DBF_TEXT4(0,trace,"iqdio_tl");
  1401. qdio_perf_stat_inc(&perf_stats.tl_runs);
  1402. tiqdio_inbound_checks();
  1403. }
  1404. /********************* GENERAL HELPER_ROUTINES ***********************/
  1405. static void
  1406. qdio_release_irq_memory(struct qdio_irq *irq_ptr)
  1407. {
  1408. int i;
  1409. struct qdio_q *q;
  1410. for (i = 0; i < QDIO_MAX_QUEUES_PER_IRQ; i++) {
  1411. q = irq_ptr->input_qs[i];
  1412. if (q) {
  1413. free_page((unsigned long) q->slib);
  1414. kmem_cache_free(qdio_q_cache, q);
  1415. }
  1416. q = irq_ptr->output_qs[i];
  1417. if (q) {
  1418. free_page((unsigned long) q->slib);
  1419. kmem_cache_free(qdio_q_cache, q);
  1420. }
  1421. }
  1422. free_page((unsigned long) irq_ptr->qdr);
  1423. free_page((unsigned long) irq_ptr);
  1424. }
  1425. static void
  1426. qdio_set_impl_params(struct qdio_irq *irq_ptr,
  1427. unsigned int qib_param_field_format,
  1428. /* pointer to 128 bytes or NULL, if no param field */
  1429. unsigned char *qib_param_field,
  1430. /* pointer to no_queues*128 words of data or NULL */
  1431. unsigned int no_input_qs,
  1432. unsigned int no_output_qs,
  1433. unsigned long *input_slib_elements,
  1434. unsigned long *output_slib_elements)
  1435. {
  1436. int i,j;
  1437. if (!irq_ptr)
  1438. return;
  1439. irq_ptr->qib.pfmt=qib_param_field_format;
  1440. if (qib_param_field)
  1441. memcpy(irq_ptr->qib.parm,qib_param_field,
  1442. QDIO_MAX_BUFFERS_PER_Q);
  1443. if (input_slib_elements)
  1444. for (i=0;i<no_input_qs;i++) {
  1445. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1446. irq_ptr->input_qs[i]->slib->slibe[j].parms=
  1447. input_slib_elements[
  1448. i*QDIO_MAX_BUFFERS_PER_Q+j];
  1449. }
  1450. if (output_slib_elements)
  1451. for (i=0;i<no_output_qs;i++) {
  1452. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1453. irq_ptr->output_qs[i]->slib->slibe[j].parms=
  1454. output_slib_elements[
  1455. i*QDIO_MAX_BUFFERS_PER_Q+j];
  1456. }
  1457. }
  1458. static int
  1459. qdio_alloc_qs(struct qdio_irq *irq_ptr,
  1460. int no_input_qs, int no_output_qs)
  1461. {
  1462. int i;
  1463. struct qdio_q *q;
  1464. for (i = 0; i < no_input_qs; i++) {
  1465. q = kmem_cache_alloc(qdio_q_cache, GFP_KERNEL);
  1466. if (!q)
  1467. return -ENOMEM;
  1468. memset(q, 0, sizeof(*q));
  1469. q->slib = (struct slib *) __get_free_page(GFP_KERNEL);
  1470. if (!q->slib) {
  1471. kmem_cache_free(qdio_q_cache, q);
  1472. return -ENOMEM;
  1473. }
  1474. irq_ptr->input_qs[i]=q;
  1475. }
  1476. for (i = 0; i < no_output_qs; i++) {
  1477. q = kmem_cache_alloc(qdio_q_cache, GFP_KERNEL);
  1478. if (!q)
  1479. return -ENOMEM;
  1480. memset(q, 0, sizeof(*q));
  1481. q->slib = (struct slib *) __get_free_page(GFP_KERNEL);
  1482. if (!q->slib) {
  1483. kmem_cache_free(qdio_q_cache, q);
  1484. return -ENOMEM;
  1485. }
  1486. irq_ptr->output_qs[i]=q;
  1487. }
  1488. return 0;
  1489. }
  1490. static void
  1491. qdio_fill_qs(struct qdio_irq *irq_ptr, struct ccw_device *cdev,
  1492. int no_input_qs, int no_output_qs,
  1493. qdio_handler_t *input_handler,
  1494. qdio_handler_t *output_handler,
  1495. unsigned long int_parm,int q_format,
  1496. unsigned long flags,
  1497. void **inbound_sbals_array,
  1498. void **outbound_sbals_array)
  1499. {
  1500. struct qdio_q *q;
  1501. int i,j;
  1502. char dbf_text[20]; /* see qdio_initialize */
  1503. void *ptr;
  1504. int available;
  1505. sprintf(dbf_text,"qfqs%4x",cdev->private->schid.sch_no);
  1506. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1507. for (i=0;i<no_input_qs;i++) {
  1508. q=irq_ptr->input_qs[i];
  1509. memset(q,0,((char*)&q->slib)-((char*)q));
  1510. sprintf(dbf_text,"in-q%4x",i);
  1511. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1512. QDIO_DBF_HEX0(0,setup,&q,sizeof(void*));
  1513. memset(q->slib,0,PAGE_SIZE);
  1514. q->sl=(struct sl*)(((char*)q->slib)+PAGE_SIZE/2);
  1515. available=0;
  1516. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1517. q->sbal[j]=*(inbound_sbals_array++);
  1518. q->queue_type=q_format;
  1519. q->int_parm=int_parm;
  1520. q->schid = irq_ptr->schid;
  1521. q->irq_ptr = irq_ptr;
  1522. q->cdev = cdev;
  1523. q->mask=1<<(31-i);
  1524. q->q_no=i;
  1525. q->is_input_q=1;
  1526. q->first_to_check=0;
  1527. q->last_move_ftc=0;
  1528. q->handler=input_handler;
  1529. q->dev_st_chg_ind=irq_ptr->dev_st_chg_ind;
  1530. q->tasklet.data=(unsigned long)q;
  1531. /* q->is_thinint_q isn't valid at this time, but
  1532. * irq_ptr->is_thinint_irq is */
  1533. q->tasklet.func=(void(*)(unsigned long))
  1534. ((irq_ptr->is_thinint_irq)?&tiqdio_inbound_processing:
  1535. &qdio_inbound_processing);
  1536. /* actually this is not used for inbound queues. yet. */
  1537. atomic_set(&q->busy_siga_counter,0);
  1538. q->timing.busy_start=0;
  1539. /* for (j=0;j<QDIO_STATS_NUMBER;j++)
  1540. q->timing.last_transfer_times[j]=(qdio_get_micros()/
  1541. QDIO_STATS_NUMBER)*j;
  1542. q->timing.last_transfer_index=QDIO_STATS_NUMBER-1;
  1543. */
  1544. /* fill in slib */
  1545. if (i>0) irq_ptr->input_qs[i-1]->slib->nsliba=
  1546. (unsigned long)(q->slib);
  1547. q->slib->sla=(unsigned long)(q->sl);
  1548. q->slib->slsba=(unsigned long)(&q->slsb.acc.val[0]);
  1549. /* fill in sl */
  1550. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1551. q->sl->element[j].sbal=(unsigned long)(q->sbal[j]);
  1552. QDIO_DBF_TEXT2(0,setup,"sl-sb-b0");
  1553. ptr=(void*)q->sl;
  1554. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1555. ptr=(void*)&q->slsb;
  1556. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1557. ptr=(void*)q->sbal[0];
  1558. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1559. /* fill in slsb */
  1560. if (!irq_ptr->is_qebsm) {
  1561. unsigned int count = 1;
  1562. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; j++)
  1563. set_slsb(q, &j, SLSB_P_INPUT_NOT_INIT, &count);
  1564. }
  1565. }
  1566. for (i=0;i<no_output_qs;i++) {
  1567. q=irq_ptr->output_qs[i];
  1568. memset(q,0,((char*)&q->slib)-((char*)q));
  1569. sprintf(dbf_text,"outq%4x",i);
  1570. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1571. QDIO_DBF_HEX0(0,setup,&q,sizeof(void*));
  1572. memset(q->slib,0,PAGE_SIZE);
  1573. q->sl=(struct sl*)(((char*)q->slib)+PAGE_SIZE/2);
  1574. available=0;
  1575. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1576. q->sbal[j]=*(outbound_sbals_array++);
  1577. q->queue_type=q_format;
  1578. if ((q->queue_type == QDIO_IQDIO_QFMT) &&
  1579. (no_output_qs > 1) &&
  1580. (i == no_output_qs-1))
  1581. q->queue_type = QDIO_IQDIO_QFMT_ASYNCH;
  1582. q->int_parm=int_parm;
  1583. q->is_input_q=0;
  1584. q->is_pci_out = 0;
  1585. q->schid = irq_ptr->schid;
  1586. q->cdev = cdev;
  1587. q->irq_ptr = irq_ptr;
  1588. q->mask=1<<(31-i);
  1589. q->q_no=i;
  1590. q->first_to_check=0;
  1591. q->last_move_ftc=0;
  1592. q->handler=output_handler;
  1593. q->tasklet.data=(unsigned long)q;
  1594. q->tasklet.func=(void(*)(unsigned long))
  1595. &qdio_outbound_processing;
  1596. q->timer.function=(void(*)(unsigned long))
  1597. &qdio_outbound_processing;
  1598. q->timer.data = (long)q;
  1599. init_timer(&q->timer);
  1600. atomic_set(&q->busy_siga_counter,0);
  1601. q->timing.busy_start=0;
  1602. /* fill in slib */
  1603. if (i>0) irq_ptr->output_qs[i-1]->slib->nsliba=
  1604. (unsigned long)(q->slib);
  1605. q->slib->sla=(unsigned long)(q->sl);
  1606. q->slib->slsba=(unsigned long)(&q->slsb.acc.val[0]);
  1607. /* fill in sl */
  1608. for (j=0;j<QDIO_MAX_BUFFERS_PER_Q;j++)
  1609. q->sl->element[j].sbal=(unsigned long)(q->sbal[j]);
  1610. QDIO_DBF_TEXT2(0,setup,"sl-sb-b0");
  1611. ptr=(void*)q->sl;
  1612. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1613. ptr=(void*)&q->slsb;
  1614. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1615. ptr=(void*)q->sbal[0];
  1616. QDIO_DBF_HEX2(0,setup,&ptr,sizeof(void*));
  1617. /* fill in slsb */
  1618. if (!irq_ptr->is_qebsm) {
  1619. unsigned int count = 1;
  1620. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; j++)
  1621. set_slsb(q, &j, SLSB_P_OUTPUT_NOT_INIT, &count);
  1622. }
  1623. }
  1624. }
  1625. static void
  1626. qdio_fill_thresholds(struct qdio_irq *irq_ptr,
  1627. unsigned int no_input_qs,
  1628. unsigned int no_output_qs,
  1629. unsigned int min_input_threshold,
  1630. unsigned int max_input_threshold,
  1631. unsigned int min_output_threshold,
  1632. unsigned int max_output_threshold)
  1633. {
  1634. int i;
  1635. struct qdio_q *q;
  1636. for (i=0;i<no_input_qs;i++) {
  1637. q=irq_ptr->input_qs[i];
  1638. q->timing.threshold=max_input_threshold;
  1639. /* for (j=0;j<QDIO_STATS_CLASSES;j++) {
  1640. q->threshold_classes[j].threshold=
  1641. min_input_threshold+
  1642. (max_input_threshold-min_input_threshold)/
  1643. QDIO_STATS_CLASSES;
  1644. }
  1645. qdio_use_thresholds(q,QDIO_STATS_CLASSES/2);*/
  1646. }
  1647. for (i=0;i<no_output_qs;i++) {
  1648. q=irq_ptr->output_qs[i];
  1649. q->timing.threshold=max_output_threshold;
  1650. /* for (j=0;j<QDIO_STATS_CLASSES;j++) {
  1651. q->threshold_classes[j].threshold=
  1652. min_output_threshold+
  1653. (max_output_threshold-min_output_threshold)/
  1654. QDIO_STATS_CLASSES;
  1655. }
  1656. qdio_use_thresholds(q,QDIO_STATS_CLASSES/2);*/
  1657. }
  1658. }
  1659. static int
  1660. tiqdio_thinint_handler(void)
  1661. {
  1662. QDIO_DBF_TEXT4(0,trace,"thin_int");
  1663. qdio_perf_stat_inc(&perf_stats.thinints);
  1664. /* SVS only when needed:
  1665. * issue SVS to benefit from iqdio interrupt avoidance
  1666. * (SVS clears AISOI)*/
  1667. if (!omit_svs)
  1668. tiqdio_clear_global_summary();
  1669. tiqdio_inbound_checks();
  1670. return 0;
  1671. }
  1672. static void
  1673. qdio_set_state(struct qdio_irq *irq_ptr, enum qdio_irq_states state)
  1674. {
  1675. int i;
  1676. #ifdef CONFIG_QDIO_DEBUG
  1677. char dbf_text[15];
  1678. QDIO_DBF_TEXT5(0,trace,"newstate");
  1679. sprintf(dbf_text,"%4x%4x",irq_ptr->schid.sch_no,state);
  1680. QDIO_DBF_TEXT5(0,trace,dbf_text);
  1681. #endif /* CONFIG_QDIO_DEBUG */
  1682. irq_ptr->state=state;
  1683. for (i=0;i<irq_ptr->no_input_qs;i++)
  1684. irq_ptr->input_qs[i]->state=state;
  1685. for (i=0;i<irq_ptr->no_output_qs;i++)
  1686. irq_ptr->output_qs[i]->state=state;
  1687. mb();
  1688. }
  1689. static void
  1690. qdio_irq_check_sense(struct subchannel_id schid, struct irb *irb)
  1691. {
  1692. char dbf_text[15];
  1693. if (irb->esw.esw0.erw.cons) {
  1694. sprintf(dbf_text,"sens%4x",schid.sch_no);
  1695. QDIO_DBF_TEXT2(1,trace,dbf_text);
  1696. QDIO_DBF_HEX0(0,sense,irb,QDIO_DBF_SENSE_LEN);
  1697. QDIO_PRINT_WARN("sense data available on qdio channel.\n");
  1698. QDIO_HEXDUMP16(WARN,"irb: ",irb);
  1699. QDIO_HEXDUMP16(WARN,"sense data: ",irb->ecw);
  1700. }
  1701. }
  1702. static void
  1703. qdio_handle_pci(struct qdio_irq *irq_ptr)
  1704. {
  1705. int i;
  1706. struct qdio_q *q;
  1707. qdio_perf_stat_inc(&perf_stats.pcis);
  1708. for (i=0;i<irq_ptr->no_input_qs;i++) {
  1709. q=irq_ptr->input_qs[i];
  1710. if (q->is_input_q&QDIO_FLAG_NO_INPUT_INTERRUPT_CONTEXT)
  1711. qdio_mark_q(q);
  1712. else {
  1713. qdio_perf_stat_dec(&perf_stats.tl_runs);
  1714. __qdio_inbound_processing(q);
  1715. }
  1716. }
  1717. if (!irq_ptr->hydra_gives_outbound_pcis)
  1718. return;
  1719. for (i=0;i<irq_ptr->no_output_qs;i++) {
  1720. q=irq_ptr->output_qs[i];
  1721. if (qdio_is_outbound_q_done(q))
  1722. continue;
  1723. qdio_perf_stat_dec(&perf_stats.tl_runs);
  1724. if (!irq_ptr->sync_done_on_outb_pcis)
  1725. SYNC_MEMORY;
  1726. __qdio_outbound_processing(q);
  1727. }
  1728. }
  1729. static void qdio_establish_handle_irq(struct ccw_device*, int, int);
  1730. static void
  1731. qdio_handle_activate_check(struct ccw_device *cdev, unsigned long intparm,
  1732. int cstat, int dstat)
  1733. {
  1734. struct qdio_irq *irq_ptr;
  1735. struct qdio_q *q;
  1736. char dbf_text[15];
  1737. irq_ptr = cdev->private->qdio_data;
  1738. QDIO_DBF_TEXT2(1, trace, "ick2");
  1739. sprintf(dbf_text,"%s", cdev->dev.bus_id);
  1740. QDIO_DBF_TEXT2(1,trace,dbf_text);
  1741. QDIO_DBF_HEX2(0,trace,&intparm,sizeof(int));
  1742. QDIO_DBF_HEX2(0,trace,&dstat,sizeof(int));
  1743. QDIO_DBF_HEX2(0,trace,&cstat,sizeof(int));
  1744. QDIO_PRINT_ERR("received check condition on activate " \
  1745. "queues on device %s (cs=x%x, ds=x%x).\n",
  1746. cdev->dev.bus_id, cstat, dstat);
  1747. if (irq_ptr->no_input_qs) {
  1748. q=irq_ptr->input_qs[0];
  1749. } else if (irq_ptr->no_output_qs) {
  1750. q=irq_ptr->output_qs[0];
  1751. } else {
  1752. QDIO_PRINT_ERR("oops... no queue registered for device %s!?\n",
  1753. cdev->dev.bus_id);
  1754. goto omit_handler_call;
  1755. }
  1756. q->handler(q->cdev,QDIO_STATUS_ACTIVATE_CHECK_CONDITION|
  1757. QDIO_STATUS_LOOK_FOR_ERROR,
  1758. 0,0,0,-1,-1,q->int_parm);
  1759. omit_handler_call:
  1760. qdio_set_state(irq_ptr,QDIO_IRQ_STATE_STOPPED);
  1761. }
  1762. static void
  1763. qdio_call_shutdown(struct work_struct *work)
  1764. {
  1765. struct ccw_device_private *priv;
  1766. struct ccw_device *cdev;
  1767. priv = container_of(work, struct ccw_device_private, kick_work);
  1768. cdev = priv->cdev;
  1769. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  1770. put_device(&cdev->dev);
  1771. }
  1772. static void
  1773. qdio_timeout_handler(struct ccw_device *cdev)
  1774. {
  1775. struct qdio_irq *irq_ptr;
  1776. char dbf_text[15];
  1777. QDIO_DBF_TEXT2(0, trace, "qtoh");
  1778. sprintf(dbf_text, "%s", cdev->dev.bus_id);
  1779. QDIO_DBF_TEXT2(0, trace, dbf_text);
  1780. irq_ptr = cdev->private->qdio_data;
  1781. sprintf(dbf_text, "state:%d", irq_ptr->state);
  1782. QDIO_DBF_TEXT2(0, trace, dbf_text);
  1783. switch (irq_ptr->state) {
  1784. case QDIO_IRQ_STATE_INACTIVE:
  1785. QDIO_PRINT_ERR("establish queues on irq 0.%x.%04x: timed out\n",
  1786. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  1787. QDIO_DBF_TEXT2(1,setup,"eq:timeo");
  1788. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  1789. break;
  1790. case QDIO_IRQ_STATE_CLEANUP:
  1791. QDIO_PRINT_INFO("Did not get interrupt on cleanup, "
  1792. "irq=0.%x.%x.\n",
  1793. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  1794. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  1795. break;
  1796. case QDIO_IRQ_STATE_ESTABLISHED:
  1797. case QDIO_IRQ_STATE_ACTIVE:
  1798. /* I/O has been terminated by common I/O layer. */
  1799. QDIO_PRINT_INFO("Queues on irq 0.%x.%04x killed by cio.\n",
  1800. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  1801. QDIO_DBF_TEXT2(1, trace, "cio:term");
  1802. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
  1803. if (get_device(&cdev->dev)) {
  1804. /* Can't call shutdown from interrupt context. */
  1805. PREPARE_WORK(&cdev->private->kick_work,
  1806. qdio_call_shutdown);
  1807. queue_work(ccw_device_work, &cdev->private->kick_work);
  1808. }
  1809. break;
  1810. default:
  1811. BUG();
  1812. }
  1813. ccw_device_set_timeout(cdev, 0);
  1814. wake_up(&cdev->private->wait_q);
  1815. }
  1816. static void
  1817. qdio_handler(struct ccw_device *cdev, unsigned long intparm, struct irb *irb)
  1818. {
  1819. struct qdio_irq *irq_ptr;
  1820. int cstat,dstat;
  1821. char dbf_text[15];
  1822. #ifdef CONFIG_QDIO_DEBUG
  1823. QDIO_DBF_TEXT4(0, trace, "qint");
  1824. sprintf(dbf_text, "%s", cdev->dev.bus_id);
  1825. QDIO_DBF_TEXT4(0, trace, dbf_text);
  1826. #endif /* CONFIG_QDIO_DEBUG */
  1827. if (!intparm) {
  1828. QDIO_PRINT_ERR("got unsolicited interrupt in qdio " \
  1829. "handler, device %s\n", cdev->dev.bus_id);
  1830. return;
  1831. }
  1832. irq_ptr = cdev->private->qdio_data;
  1833. if (!irq_ptr) {
  1834. QDIO_DBF_TEXT2(1, trace, "uint");
  1835. sprintf(dbf_text,"%s", cdev->dev.bus_id);
  1836. QDIO_DBF_TEXT2(1,trace,dbf_text);
  1837. QDIO_PRINT_ERR("received interrupt on unused device %s!\n",
  1838. cdev->dev.bus_id);
  1839. return;
  1840. }
  1841. if (IS_ERR(irb)) {
  1842. /* Currently running i/o is in error. */
  1843. switch (PTR_ERR(irb)) {
  1844. case -EIO:
  1845. QDIO_PRINT_ERR("i/o error on device %s\n",
  1846. cdev->dev.bus_id);
  1847. return;
  1848. case -ETIMEDOUT:
  1849. qdio_timeout_handler(cdev);
  1850. return;
  1851. default:
  1852. QDIO_PRINT_ERR("unknown error state %ld on device %s\n",
  1853. PTR_ERR(irb), cdev->dev.bus_id);
  1854. return;
  1855. }
  1856. }
  1857. qdio_irq_check_sense(irq_ptr->schid, irb);
  1858. #ifdef CONFIG_QDIO_DEBUG
  1859. sprintf(dbf_text, "state:%d", irq_ptr->state);
  1860. QDIO_DBF_TEXT4(0, trace, dbf_text);
  1861. #endif /* CONFIG_QDIO_DEBUG */
  1862. cstat = irb->scsw.cstat;
  1863. dstat = irb->scsw.dstat;
  1864. switch (irq_ptr->state) {
  1865. case QDIO_IRQ_STATE_INACTIVE:
  1866. qdio_establish_handle_irq(cdev, cstat, dstat);
  1867. break;
  1868. case QDIO_IRQ_STATE_CLEANUP:
  1869. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  1870. break;
  1871. case QDIO_IRQ_STATE_ESTABLISHED:
  1872. case QDIO_IRQ_STATE_ACTIVE:
  1873. if (cstat & SCHN_STAT_PCI) {
  1874. qdio_handle_pci(irq_ptr);
  1875. break;
  1876. }
  1877. if ((cstat&~SCHN_STAT_PCI)||dstat) {
  1878. qdio_handle_activate_check(cdev, intparm, cstat, dstat);
  1879. break;
  1880. }
  1881. default:
  1882. QDIO_PRINT_ERR("got interrupt for queues in state %d on " \
  1883. "device %s?!\n",
  1884. irq_ptr->state, cdev->dev.bus_id);
  1885. }
  1886. wake_up(&cdev->private->wait_q);
  1887. }
  1888. int
  1889. qdio_synchronize(struct ccw_device *cdev, unsigned int flags,
  1890. unsigned int queue_number)
  1891. {
  1892. int cc = 0;
  1893. struct qdio_q *q;
  1894. struct qdio_irq *irq_ptr;
  1895. void *ptr;
  1896. #ifdef CONFIG_QDIO_DEBUG
  1897. char dbf_text[15]="SyncXXXX";
  1898. #endif
  1899. irq_ptr = cdev->private->qdio_data;
  1900. if (!irq_ptr)
  1901. return -ENODEV;
  1902. #ifdef CONFIG_QDIO_DEBUG
  1903. *((int*)(&dbf_text[4])) = irq_ptr->schid.sch_no;
  1904. QDIO_DBF_HEX4(0,trace,dbf_text,QDIO_DBF_TRACE_LEN);
  1905. *((int*)(&dbf_text[0]))=flags;
  1906. *((int*)(&dbf_text[4]))=queue_number;
  1907. QDIO_DBF_HEX4(0,trace,dbf_text,QDIO_DBF_TRACE_LEN);
  1908. #endif /* CONFIG_QDIO_DEBUG */
  1909. if (flags&QDIO_FLAG_SYNC_INPUT) {
  1910. q=irq_ptr->input_qs[queue_number];
  1911. if (!q)
  1912. return -EINVAL;
  1913. if (!(irq_ptr->is_qebsm))
  1914. cc = do_siga_sync(q->schid, 0, q->mask);
  1915. } else if (flags&QDIO_FLAG_SYNC_OUTPUT) {
  1916. q=irq_ptr->output_qs[queue_number];
  1917. if (!q)
  1918. return -EINVAL;
  1919. if (!(irq_ptr->is_qebsm))
  1920. cc = do_siga_sync(q->schid, q->mask, 0);
  1921. } else
  1922. return -EINVAL;
  1923. ptr=&cc;
  1924. if (cc)
  1925. QDIO_DBF_HEX3(0,trace,&ptr,sizeof(int));
  1926. return cc;
  1927. }
  1928. static void
  1929. qdio_check_subchannel_qebsm(struct qdio_irq *irq_ptr, unsigned char qdioac,
  1930. unsigned long token)
  1931. {
  1932. struct qdio_q *q;
  1933. int i;
  1934. unsigned int count, start_buf;
  1935. char dbf_text[15];
  1936. /*check if QEBSM is disabled */
  1937. if (!(irq_ptr->is_qebsm) || !(qdioac & 0x01)) {
  1938. irq_ptr->is_qebsm = 0;
  1939. irq_ptr->sch_token = 0;
  1940. irq_ptr->qib.rflags &= ~QIB_RFLAGS_ENABLE_QEBSM;
  1941. QDIO_DBF_TEXT0(0,setup,"noV=V");
  1942. return;
  1943. }
  1944. irq_ptr->sch_token = token;
  1945. /*input queue*/
  1946. for (i = 0; i < irq_ptr->no_input_qs;i++) {
  1947. q = irq_ptr->input_qs[i];
  1948. count = QDIO_MAX_BUFFERS_PER_Q;
  1949. start_buf = 0;
  1950. set_slsb(q, &start_buf, SLSB_P_INPUT_NOT_INIT, &count);
  1951. }
  1952. sprintf(dbf_text,"V=V:%2x",irq_ptr->is_qebsm);
  1953. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1954. sprintf(dbf_text,"%8lx",irq_ptr->sch_token);
  1955. QDIO_DBF_TEXT0(0,setup,dbf_text);
  1956. /*output queue*/
  1957. for (i = 0; i < irq_ptr->no_output_qs; i++) {
  1958. q = irq_ptr->output_qs[i];
  1959. count = QDIO_MAX_BUFFERS_PER_Q;
  1960. start_buf = 0;
  1961. set_slsb(q, &start_buf, SLSB_P_OUTPUT_NOT_INIT, &count);
  1962. }
  1963. }
  1964. static void
  1965. qdio_get_ssqd_information(struct qdio_irq *irq_ptr)
  1966. {
  1967. int result;
  1968. unsigned char qdioac;
  1969. struct {
  1970. struct chsc_header request;
  1971. u16 reserved1:10;
  1972. u16 ssid:2;
  1973. u16 fmt:4;
  1974. u16 first_sch;
  1975. u16 reserved2;
  1976. u16 last_sch;
  1977. u32 reserved3;
  1978. struct chsc_header response;
  1979. u32 reserved4;
  1980. u8 flags;
  1981. u8 reserved5;
  1982. u16 sch;
  1983. u8 qfmt;
  1984. u8 parm;
  1985. u8 qdioac1;
  1986. u8 sch_class;
  1987. u8 reserved7;
  1988. u8 icnt;
  1989. u8 reserved8;
  1990. u8 ocnt;
  1991. u8 reserved9;
  1992. u8 mbccnt;
  1993. u16 qdioac2;
  1994. u64 sch_token;
  1995. } *ssqd_area;
  1996. QDIO_DBF_TEXT0(0,setup,"getssqd");
  1997. qdioac = 0;
  1998. ssqd_area = mempool_alloc(qdio_mempool_scssc, GFP_ATOMIC);
  1999. if (!ssqd_area) {
  2000. QDIO_PRINT_WARN("Could not get memory for chsc. Using all " \
  2001. "SIGAs for sch x%x.\n", irq_ptr->schid.sch_no);
  2002. irq_ptr->qdioac = CHSC_FLAG_SIGA_INPUT_NECESSARY |
  2003. CHSC_FLAG_SIGA_OUTPUT_NECESSARY |
  2004. CHSC_FLAG_SIGA_SYNC_NECESSARY; /* all flags set */
  2005. irq_ptr->is_qebsm = 0;
  2006. irq_ptr->sch_token = 0;
  2007. irq_ptr->qib.rflags &= ~QIB_RFLAGS_ENABLE_QEBSM;
  2008. return;
  2009. }
  2010. ssqd_area->request = (struct chsc_header) {
  2011. .length = 0x0010,
  2012. .code = 0x0024,
  2013. };
  2014. ssqd_area->first_sch = irq_ptr->schid.sch_no;
  2015. ssqd_area->last_sch = irq_ptr->schid.sch_no;
  2016. ssqd_area->ssid = irq_ptr->schid.ssid;
  2017. result = chsc(ssqd_area);
  2018. if (result) {
  2019. QDIO_PRINT_WARN("CHSC returned cc %i. Using all " \
  2020. "SIGAs for sch 0.%x.%x.\n", result,
  2021. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2022. qdioac = CHSC_FLAG_SIGA_INPUT_NECESSARY |
  2023. CHSC_FLAG_SIGA_OUTPUT_NECESSARY |
  2024. CHSC_FLAG_SIGA_SYNC_NECESSARY; /* all flags set */
  2025. irq_ptr->is_qebsm = 0;
  2026. goto out;
  2027. }
  2028. if (ssqd_area->response.code != QDIO_CHSC_RESPONSE_CODE_OK) {
  2029. QDIO_PRINT_WARN("response upon checking SIGA needs " \
  2030. "is 0x%x. Using all SIGAs for sch 0.%x.%x.\n",
  2031. ssqd_area->response.code,
  2032. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2033. qdioac = CHSC_FLAG_SIGA_INPUT_NECESSARY |
  2034. CHSC_FLAG_SIGA_OUTPUT_NECESSARY |
  2035. CHSC_FLAG_SIGA_SYNC_NECESSARY; /* all flags set */
  2036. irq_ptr->is_qebsm = 0;
  2037. goto out;
  2038. }
  2039. if (!(ssqd_area->flags & CHSC_FLAG_QDIO_CAPABILITY) ||
  2040. !(ssqd_area->flags & CHSC_FLAG_VALIDITY) ||
  2041. (ssqd_area->sch != irq_ptr->schid.sch_no)) {
  2042. QDIO_PRINT_WARN("huh? problems checking out sch 0.%x.%x... " \
  2043. "using all SIGAs.\n",
  2044. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2045. qdioac = CHSC_FLAG_SIGA_INPUT_NECESSARY |
  2046. CHSC_FLAG_SIGA_OUTPUT_NECESSARY |
  2047. CHSC_FLAG_SIGA_SYNC_NECESSARY; /* worst case */
  2048. irq_ptr->is_qebsm = 0;
  2049. goto out;
  2050. }
  2051. qdioac = ssqd_area->qdioac1;
  2052. out:
  2053. qdio_check_subchannel_qebsm(irq_ptr, qdioac,
  2054. ssqd_area->sch_token);
  2055. mempool_free(ssqd_area, qdio_mempool_scssc);
  2056. irq_ptr->qdioac = qdioac;
  2057. }
  2058. static unsigned int
  2059. tiqdio_check_chsc_availability(void)
  2060. {
  2061. char dbf_text[15];
  2062. if (!css_characteristics_avail)
  2063. return -EIO;
  2064. /* Check for bit 41. */
  2065. if (!css_general_characteristics.aif) {
  2066. QDIO_PRINT_WARN("Adapter interruption facility not " \
  2067. "installed.\n");
  2068. return -ENOENT;
  2069. }
  2070. /* Check for bits 107 and 108. */
  2071. if (!css_chsc_characteristics.scssc ||
  2072. !css_chsc_characteristics.scsscf) {
  2073. QDIO_PRINT_WARN("Set Chan Subsys. Char. & Fast-CHSCs " \
  2074. "not available.\n");
  2075. return -ENOENT;
  2076. }
  2077. /* Check for OSA/FCP thin interrupts (bit 67). */
  2078. hydra_thinints = css_general_characteristics.aif_osa;
  2079. sprintf(dbf_text,"hydrati%1x", hydra_thinints);
  2080. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2081. #ifdef CONFIG_64BIT
  2082. /* Check for QEBSM support in general (bit 58). */
  2083. is_passthrough = css_general_characteristics.qebsm;
  2084. #endif
  2085. sprintf(dbf_text,"cssQBS:%1x", is_passthrough);
  2086. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2087. /* Check for aif time delay disablement fac (bit 56). If installed,
  2088. * omit svs even under lpar (good point by rick again) */
  2089. omit_svs = css_general_characteristics.aif_tdd;
  2090. sprintf(dbf_text,"omitsvs%1x", omit_svs);
  2091. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2092. return 0;
  2093. }
  2094. static unsigned int
  2095. tiqdio_set_subchannel_ind(struct qdio_irq *irq_ptr, int reset_to_zero)
  2096. {
  2097. unsigned long real_addr_local_summary_bit;
  2098. unsigned long real_addr_dev_st_chg_ind;
  2099. void *ptr;
  2100. char dbf_text[15];
  2101. unsigned int resp_code;
  2102. int result;
  2103. struct {
  2104. struct chsc_header request;
  2105. u16 operation_code;
  2106. u16 reserved1;
  2107. u32 reserved2;
  2108. u32 reserved3;
  2109. u64 summary_indicator_addr;
  2110. u64 subchannel_indicator_addr;
  2111. u32 ks:4;
  2112. u32 kc:4;
  2113. u32 reserved4:21;
  2114. u32 isc:3;
  2115. u32 word_with_d_bit;
  2116. /* set to 0x10000000 to enable
  2117. * time delay disablement facility */
  2118. u32 reserved5;
  2119. struct subchannel_id schid;
  2120. u32 reserved6[1004];
  2121. struct chsc_header response;
  2122. u32 reserved7;
  2123. } *scssc_area;
  2124. if (!irq_ptr->is_thinint_irq)
  2125. return -ENODEV;
  2126. if (reset_to_zero) {
  2127. real_addr_local_summary_bit=0;
  2128. real_addr_dev_st_chg_ind=0;
  2129. } else {
  2130. real_addr_local_summary_bit=
  2131. virt_to_phys((volatile void *)indicators);
  2132. real_addr_dev_st_chg_ind=
  2133. virt_to_phys((volatile void *)irq_ptr->dev_st_chg_ind);
  2134. }
  2135. scssc_area = mempool_alloc(qdio_mempool_scssc, GFP_ATOMIC);
  2136. if (!scssc_area) {
  2137. QDIO_PRINT_WARN("No memory for setting indicators on " \
  2138. "subchannel 0.%x.%x.\n",
  2139. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2140. return -ENOMEM;
  2141. }
  2142. scssc_area->request = (struct chsc_header) {
  2143. .length = 0x0fe0,
  2144. .code = 0x0021,
  2145. };
  2146. scssc_area->operation_code = 0;
  2147. scssc_area->summary_indicator_addr = real_addr_local_summary_bit;
  2148. scssc_area->subchannel_indicator_addr = real_addr_dev_st_chg_ind;
  2149. scssc_area->ks = QDIO_STORAGE_KEY;
  2150. scssc_area->kc = QDIO_STORAGE_KEY;
  2151. scssc_area->isc = TIQDIO_THININT_ISC;
  2152. scssc_area->schid = irq_ptr->schid;
  2153. /* enables the time delay disablement facility. Don't care
  2154. * whether it is really there (i.e. we haven't checked for
  2155. * it) */
  2156. if (css_general_characteristics.aif_tdd)
  2157. scssc_area->word_with_d_bit = 0x10000000;
  2158. else
  2159. QDIO_PRINT_WARN("Time delay disablement facility " \
  2160. "not available\n");
  2161. result = chsc(scssc_area);
  2162. if (result) {
  2163. QDIO_PRINT_WARN("could not set indicators on irq 0.%x.%x, " \
  2164. "cc=%i.\n",
  2165. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,result);
  2166. result = -EIO;
  2167. goto out;
  2168. }
  2169. resp_code = scssc_area->response.code;
  2170. if (resp_code!=QDIO_CHSC_RESPONSE_CODE_OK) {
  2171. QDIO_PRINT_WARN("response upon setting indicators " \
  2172. "is 0x%x.\n",resp_code);
  2173. sprintf(dbf_text,"sidR%4x",resp_code);
  2174. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2175. QDIO_DBF_TEXT1(0,setup,dbf_text);
  2176. ptr=&scssc_area->response;
  2177. QDIO_DBF_HEX2(1,setup,&ptr,QDIO_DBF_SETUP_LEN);
  2178. result = -EIO;
  2179. goto out;
  2180. }
  2181. QDIO_DBF_TEXT2(0,setup,"setscind");
  2182. QDIO_DBF_HEX2(0,setup,&real_addr_local_summary_bit,
  2183. sizeof(unsigned long));
  2184. QDIO_DBF_HEX2(0,setup,&real_addr_dev_st_chg_ind,sizeof(unsigned long));
  2185. result = 0;
  2186. out:
  2187. mempool_free(scssc_area, qdio_mempool_scssc);
  2188. return result;
  2189. }
  2190. static unsigned int
  2191. tiqdio_set_delay_target(struct qdio_irq *irq_ptr, unsigned long delay_target)
  2192. {
  2193. unsigned int resp_code;
  2194. int result;
  2195. void *ptr;
  2196. char dbf_text[15];
  2197. struct {
  2198. struct chsc_header request;
  2199. u16 operation_code;
  2200. u16 reserved1;
  2201. u32 reserved2;
  2202. u32 reserved3;
  2203. u32 reserved4[2];
  2204. u32 delay_target;
  2205. u32 reserved5[1009];
  2206. struct chsc_header response;
  2207. u32 reserved6;
  2208. } *scsscf_area;
  2209. if (!irq_ptr->is_thinint_irq)
  2210. return -ENODEV;
  2211. scsscf_area = mempool_alloc(qdio_mempool_scssc, GFP_ATOMIC);
  2212. if (!scsscf_area) {
  2213. QDIO_PRINT_WARN("No memory for setting delay target on " \
  2214. "subchannel 0.%x.%x.\n",
  2215. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2216. return -ENOMEM;
  2217. }
  2218. scsscf_area->request = (struct chsc_header) {
  2219. .length = 0x0fe0,
  2220. .code = 0x1027,
  2221. };
  2222. scsscf_area->delay_target = delay_target<<16;
  2223. result=chsc(scsscf_area);
  2224. if (result) {
  2225. QDIO_PRINT_WARN("could not set delay target on irq 0.%x.%x, " \
  2226. "cc=%i. Continuing.\n",
  2227. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2228. result);
  2229. result = -EIO;
  2230. goto out;
  2231. }
  2232. resp_code = scsscf_area->response.code;
  2233. if (resp_code!=QDIO_CHSC_RESPONSE_CODE_OK) {
  2234. QDIO_PRINT_WARN("response upon setting delay target " \
  2235. "is 0x%x. Continuing.\n",resp_code);
  2236. sprintf(dbf_text,"sdtR%4x",resp_code);
  2237. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2238. QDIO_DBF_TEXT1(0,setup,dbf_text);
  2239. ptr=&scsscf_area->response;
  2240. QDIO_DBF_HEX2(1,trace,&ptr,QDIO_DBF_TRACE_LEN);
  2241. }
  2242. QDIO_DBF_TEXT2(0,trace,"delytrgt");
  2243. QDIO_DBF_HEX2(0,trace,&delay_target,sizeof(unsigned long));
  2244. result = 0; /* not critical */
  2245. out:
  2246. mempool_free(scsscf_area, qdio_mempool_scssc);
  2247. return result;
  2248. }
  2249. int
  2250. qdio_cleanup(struct ccw_device *cdev, int how)
  2251. {
  2252. struct qdio_irq *irq_ptr;
  2253. char dbf_text[15];
  2254. int rc;
  2255. irq_ptr = cdev->private->qdio_data;
  2256. if (!irq_ptr)
  2257. return -ENODEV;
  2258. sprintf(dbf_text,"qcln%4x",irq_ptr->schid.sch_no);
  2259. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2260. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2261. rc = qdio_shutdown(cdev, how);
  2262. if ((rc == 0) || (rc == -EINPROGRESS))
  2263. rc = qdio_free(cdev);
  2264. return rc;
  2265. }
  2266. int
  2267. qdio_shutdown(struct ccw_device *cdev, int how)
  2268. {
  2269. struct qdio_irq *irq_ptr;
  2270. int i;
  2271. int result = 0;
  2272. int rc;
  2273. unsigned long flags;
  2274. int timeout;
  2275. char dbf_text[15];
  2276. irq_ptr = cdev->private->qdio_data;
  2277. if (!irq_ptr)
  2278. return -ENODEV;
  2279. down(&irq_ptr->setting_up_sema);
  2280. sprintf(dbf_text,"qsqs%4x",irq_ptr->schid.sch_no);
  2281. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2282. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2283. /* mark all qs as uninteresting */
  2284. for (i=0;i<irq_ptr->no_input_qs;i++)
  2285. atomic_set(&irq_ptr->input_qs[i]->is_in_shutdown,1);
  2286. for (i=0;i<irq_ptr->no_output_qs;i++)
  2287. atomic_set(&irq_ptr->output_qs[i]->is_in_shutdown,1);
  2288. tasklet_kill(&tiqdio_tasklet);
  2289. for (i=0;i<irq_ptr->no_input_qs;i++) {
  2290. qdio_unmark_q(irq_ptr->input_qs[i]);
  2291. tasklet_kill(&irq_ptr->input_qs[i]->tasklet);
  2292. wait_event_interruptible_timeout(cdev->private->wait_q,
  2293. !atomic_read(&irq_ptr->
  2294. input_qs[i]->
  2295. use_count),
  2296. QDIO_NO_USE_COUNT_TIMEOUT);
  2297. if (atomic_read(&irq_ptr->input_qs[i]->use_count))
  2298. result=-EINPROGRESS;
  2299. }
  2300. for (i=0;i<irq_ptr->no_output_qs;i++) {
  2301. tasklet_kill(&irq_ptr->output_qs[i]->tasklet);
  2302. del_timer(&irq_ptr->output_qs[i]->timer);
  2303. wait_event_interruptible_timeout(cdev->private->wait_q,
  2304. !atomic_read(&irq_ptr->
  2305. output_qs[i]->
  2306. use_count),
  2307. QDIO_NO_USE_COUNT_TIMEOUT);
  2308. if (atomic_read(&irq_ptr->output_qs[i]->use_count))
  2309. result=-EINPROGRESS;
  2310. }
  2311. /* cleanup subchannel */
  2312. spin_lock_irqsave(get_ccwdev_lock(cdev),flags);
  2313. if (how&QDIO_FLAG_CLEANUP_USING_CLEAR) {
  2314. rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
  2315. timeout=QDIO_CLEANUP_CLEAR_TIMEOUT;
  2316. } else if (how&QDIO_FLAG_CLEANUP_USING_HALT) {
  2317. rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
  2318. timeout=QDIO_CLEANUP_HALT_TIMEOUT;
  2319. } else { /* default behaviour */
  2320. rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
  2321. timeout=QDIO_CLEANUP_HALT_TIMEOUT;
  2322. }
  2323. if (rc == -ENODEV) {
  2324. /* No need to wait for device no longer present. */
  2325. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  2326. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  2327. } else if (((void *)cdev->handler != (void *)qdio_handler) && rc == 0) {
  2328. /*
  2329. * Whoever put another handler there, has to cope with the
  2330. * interrupt theirself. Might happen if qdio_shutdown was
  2331. * called on already shutdown queues, but this shouldn't have
  2332. * bad side effects.
  2333. */
  2334. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  2335. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  2336. } else if (rc == 0) {
  2337. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
  2338. ccw_device_set_timeout(cdev, timeout);
  2339. spin_unlock_irqrestore(get_ccwdev_lock(cdev),flags);
  2340. wait_event(cdev->private->wait_q,
  2341. irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
  2342. irq_ptr->state == QDIO_IRQ_STATE_ERR);
  2343. } else {
  2344. QDIO_PRINT_INFO("ccw_device_{halt,clear} returned %d for "
  2345. "device %s\n", result, cdev->dev.bus_id);
  2346. spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
  2347. result = rc;
  2348. goto out;
  2349. }
  2350. if (irq_ptr->is_thinint_irq) {
  2351. qdio_put_indicator((__u32*)irq_ptr->dev_st_chg_ind);
  2352. tiqdio_set_subchannel_ind(irq_ptr,1);
  2353. /* reset adapter interrupt indicators */
  2354. }
  2355. /* exchange int handlers, if necessary */
  2356. if ((void*)cdev->handler == (void*)qdio_handler)
  2357. cdev->handler=irq_ptr->original_int_handler;
  2358. /* Ignore errors. */
  2359. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
  2360. ccw_device_set_timeout(cdev, 0);
  2361. out:
  2362. up(&irq_ptr->setting_up_sema);
  2363. return result;
  2364. }
  2365. int
  2366. qdio_free(struct ccw_device *cdev)
  2367. {
  2368. struct qdio_irq *irq_ptr;
  2369. char dbf_text[15];
  2370. irq_ptr = cdev->private->qdio_data;
  2371. if (!irq_ptr)
  2372. return -ENODEV;
  2373. down(&irq_ptr->setting_up_sema);
  2374. sprintf(dbf_text,"qfqs%4x",irq_ptr->schid.sch_no);
  2375. QDIO_DBF_TEXT1(0,trace,dbf_text);
  2376. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2377. cdev->private->qdio_data = NULL;
  2378. up(&irq_ptr->setting_up_sema);
  2379. qdio_release_irq_memory(irq_ptr);
  2380. module_put(THIS_MODULE);
  2381. return 0;
  2382. }
  2383. static void
  2384. qdio_allocate_do_dbf(struct qdio_initialize *init_data)
  2385. {
  2386. char dbf_text[20]; /* if a printf printed out more than 8 chars */
  2387. sprintf(dbf_text,"qfmt:%x",init_data->q_format);
  2388. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2389. QDIO_DBF_HEX0(0,setup,init_data->adapter_name,8);
  2390. sprintf(dbf_text,"qpff%4x",init_data->qib_param_field_format);
  2391. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2392. QDIO_DBF_HEX0(0,setup,&init_data->qib_param_field,sizeof(char*));
  2393. QDIO_DBF_HEX0(0,setup,&init_data->input_slib_elements,sizeof(long*));
  2394. QDIO_DBF_HEX0(0,setup,&init_data->output_slib_elements,sizeof(long*));
  2395. sprintf(dbf_text,"miit%4x",init_data->min_input_threshold);
  2396. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2397. sprintf(dbf_text,"mait%4x",init_data->max_input_threshold);
  2398. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2399. sprintf(dbf_text,"miot%4x",init_data->min_output_threshold);
  2400. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2401. sprintf(dbf_text,"maot%4x",init_data->max_output_threshold);
  2402. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2403. sprintf(dbf_text,"niq:%4x",init_data->no_input_qs);
  2404. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2405. sprintf(dbf_text,"noq:%4x",init_data->no_output_qs);
  2406. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2407. QDIO_DBF_HEX0(0,setup,&init_data->input_handler,sizeof(void*));
  2408. QDIO_DBF_HEX0(0,setup,&init_data->output_handler,sizeof(void*));
  2409. QDIO_DBF_HEX0(0,setup,&init_data->int_parm,sizeof(long));
  2410. QDIO_DBF_HEX0(0,setup,&init_data->flags,sizeof(long));
  2411. QDIO_DBF_HEX0(0,setup,&init_data->input_sbal_addr_array,sizeof(void*));
  2412. QDIO_DBF_HEX0(0,setup,&init_data->output_sbal_addr_array,sizeof(void*));
  2413. }
  2414. static void
  2415. qdio_allocate_fill_input_desc(struct qdio_irq *irq_ptr, int i, int iqfmt)
  2416. {
  2417. irq_ptr->input_qs[i]->is_iqdio_q = iqfmt;
  2418. irq_ptr->input_qs[i]->is_thinint_q = irq_ptr->is_thinint_irq;
  2419. irq_ptr->qdr->qdf0[i].sliba=(unsigned long)(irq_ptr->input_qs[i]->slib);
  2420. irq_ptr->qdr->qdf0[i].sla=(unsigned long)(irq_ptr->input_qs[i]->sl);
  2421. irq_ptr->qdr->qdf0[i].slsba=
  2422. (unsigned long)(&irq_ptr->input_qs[i]->slsb.acc.val[0]);
  2423. irq_ptr->qdr->qdf0[i].akey=QDIO_STORAGE_KEY;
  2424. irq_ptr->qdr->qdf0[i].bkey=QDIO_STORAGE_KEY;
  2425. irq_ptr->qdr->qdf0[i].ckey=QDIO_STORAGE_KEY;
  2426. irq_ptr->qdr->qdf0[i].dkey=QDIO_STORAGE_KEY;
  2427. }
  2428. static void
  2429. qdio_allocate_fill_output_desc(struct qdio_irq *irq_ptr, int i,
  2430. int j, int iqfmt)
  2431. {
  2432. irq_ptr->output_qs[i]->is_iqdio_q = iqfmt;
  2433. irq_ptr->output_qs[i]->is_thinint_q = irq_ptr->is_thinint_irq;
  2434. irq_ptr->qdr->qdf0[i+j].sliba=(unsigned long)(irq_ptr->output_qs[i]->slib);
  2435. irq_ptr->qdr->qdf0[i+j].sla=(unsigned long)(irq_ptr->output_qs[i]->sl);
  2436. irq_ptr->qdr->qdf0[i+j].slsba=
  2437. (unsigned long)(&irq_ptr->output_qs[i]->slsb.acc.val[0]);
  2438. irq_ptr->qdr->qdf0[i+j].akey=QDIO_STORAGE_KEY;
  2439. irq_ptr->qdr->qdf0[i+j].bkey=QDIO_STORAGE_KEY;
  2440. irq_ptr->qdr->qdf0[i+j].ckey=QDIO_STORAGE_KEY;
  2441. irq_ptr->qdr->qdf0[i+j].dkey=QDIO_STORAGE_KEY;
  2442. }
  2443. static void
  2444. qdio_initialize_set_siga_flags_input(struct qdio_irq *irq_ptr)
  2445. {
  2446. int i;
  2447. for (i=0;i<irq_ptr->no_input_qs;i++) {
  2448. irq_ptr->input_qs[i]->siga_sync=
  2449. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_NECESSARY;
  2450. irq_ptr->input_qs[i]->siga_in=
  2451. irq_ptr->qdioac&CHSC_FLAG_SIGA_INPUT_NECESSARY;
  2452. irq_ptr->input_qs[i]->siga_out=
  2453. irq_ptr->qdioac&CHSC_FLAG_SIGA_OUTPUT_NECESSARY;
  2454. irq_ptr->input_qs[i]->siga_sync_done_on_thinints=
  2455. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS;
  2456. irq_ptr->input_qs[i]->hydra_gives_outbound_pcis=
  2457. irq_ptr->hydra_gives_outbound_pcis;
  2458. irq_ptr->input_qs[i]->siga_sync_done_on_outb_tis=
  2459. ((irq_ptr->qdioac&
  2460. (CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS|
  2461. CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS))==
  2462. (CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS|
  2463. CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS));
  2464. }
  2465. }
  2466. static void
  2467. qdio_initialize_set_siga_flags_output(struct qdio_irq *irq_ptr)
  2468. {
  2469. int i;
  2470. for (i=0;i<irq_ptr->no_output_qs;i++) {
  2471. irq_ptr->output_qs[i]->siga_sync=
  2472. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_NECESSARY;
  2473. irq_ptr->output_qs[i]->siga_in=
  2474. irq_ptr->qdioac&CHSC_FLAG_SIGA_INPUT_NECESSARY;
  2475. irq_ptr->output_qs[i]->siga_out=
  2476. irq_ptr->qdioac&CHSC_FLAG_SIGA_OUTPUT_NECESSARY;
  2477. irq_ptr->output_qs[i]->siga_sync_done_on_thinints=
  2478. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS;
  2479. irq_ptr->output_qs[i]->hydra_gives_outbound_pcis=
  2480. irq_ptr->hydra_gives_outbound_pcis;
  2481. irq_ptr->output_qs[i]->siga_sync_done_on_outb_tis=
  2482. ((irq_ptr->qdioac&
  2483. (CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS|
  2484. CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS))==
  2485. (CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS|
  2486. CHSC_FLAG_SIGA_SYNC_DONE_ON_THININTS));
  2487. }
  2488. }
  2489. static int
  2490. qdio_establish_irq_check_for_errors(struct ccw_device *cdev, int cstat,
  2491. int dstat)
  2492. {
  2493. char dbf_text[15];
  2494. struct qdio_irq *irq_ptr;
  2495. irq_ptr = cdev->private->qdio_data;
  2496. if (cstat || (dstat & ~(DEV_STAT_CHN_END|DEV_STAT_DEV_END))) {
  2497. sprintf(dbf_text,"ick1%4x",irq_ptr->schid.sch_no);
  2498. QDIO_DBF_TEXT2(1,trace,dbf_text);
  2499. QDIO_DBF_HEX2(0,trace,&dstat,sizeof(int));
  2500. QDIO_DBF_HEX2(0,trace,&cstat,sizeof(int));
  2501. QDIO_PRINT_ERR("received check condition on establish " \
  2502. "queues on irq 0.%x.%x (cs=x%x, ds=x%x).\n",
  2503. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2504. cstat,dstat);
  2505. qdio_set_state(irq_ptr,QDIO_IRQ_STATE_ERR);
  2506. }
  2507. if (!(dstat & DEV_STAT_DEV_END)) {
  2508. QDIO_DBF_TEXT2(1,setup,"eq:no de");
  2509. QDIO_DBF_HEX2(0,setup,&dstat, sizeof(dstat));
  2510. QDIO_DBF_HEX2(0,setup,&cstat, sizeof(cstat));
  2511. QDIO_PRINT_ERR("establish queues on irq 0.%x.%04x: didn't get "
  2512. "device end: dstat=%02x, cstat=%02x\n",
  2513. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2514. dstat, cstat);
  2515. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  2516. return 1;
  2517. }
  2518. if (dstat & ~(DEV_STAT_CHN_END|DEV_STAT_DEV_END)) {
  2519. QDIO_DBF_TEXT2(1,setup,"eq:badio");
  2520. QDIO_DBF_HEX2(0,setup,&dstat, sizeof(dstat));
  2521. QDIO_DBF_HEX2(0,setup,&cstat, sizeof(cstat));
  2522. QDIO_PRINT_ERR("establish queues on irq 0.%x.%04x: got "
  2523. "the following devstat: dstat=%02x, "
  2524. "cstat=%02x\n", irq_ptr->schid.ssid,
  2525. irq_ptr->schid.sch_no, dstat, cstat);
  2526. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
  2527. return 1;
  2528. }
  2529. return 0;
  2530. }
  2531. static void
  2532. qdio_establish_handle_irq(struct ccw_device *cdev, int cstat, int dstat)
  2533. {
  2534. struct qdio_irq *irq_ptr;
  2535. char dbf_text[15];
  2536. irq_ptr = cdev->private->qdio_data;
  2537. sprintf(dbf_text,"qehi%4x",cdev->private->schid.sch_no);
  2538. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2539. QDIO_DBF_TEXT0(0,trace,dbf_text);
  2540. if (qdio_establish_irq_check_for_errors(cdev, cstat, dstat)) {
  2541. ccw_device_set_timeout(cdev, 0);
  2542. return;
  2543. }
  2544. qdio_set_state(irq_ptr,QDIO_IRQ_STATE_ESTABLISHED);
  2545. ccw_device_set_timeout(cdev, 0);
  2546. }
  2547. int
  2548. qdio_initialize(struct qdio_initialize *init_data)
  2549. {
  2550. int rc;
  2551. char dbf_text[15];
  2552. sprintf(dbf_text,"qini%4x",init_data->cdev->private->schid.sch_no);
  2553. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2554. QDIO_DBF_TEXT0(0,trace,dbf_text);
  2555. rc = qdio_allocate(init_data);
  2556. if (rc == 0) {
  2557. rc = qdio_establish(init_data);
  2558. if (rc != 0)
  2559. qdio_free(init_data->cdev);
  2560. }
  2561. return rc;
  2562. }
  2563. int
  2564. qdio_allocate(struct qdio_initialize *init_data)
  2565. {
  2566. struct qdio_irq *irq_ptr;
  2567. char dbf_text[15];
  2568. sprintf(dbf_text,"qalc%4x",init_data->cdev->private->schid.sch_no);
  2569. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2570. QDIO_DBF_TEXT0(0,trace,dbf_text);
  2571. if ( (init_data->no_input_qs>QDIO_MAX_QUEUES_PER_IRQ) ||
  2572. (init_data->no_output_qs>QDIO_MAX_QUEUES_PER_IRQ) ||
  2573. ((init_data->no_input_qs) && (!init_data->input_handler)) ||
  2574. ((init_data->no_output_qs) && (!init_data->output_handler)) )
  2575. return -EINVAL;
  2576. if (!init_data->input_sbal_addr_array)
  2577. return -EINVAL;
  2578. if (!init_data->output_sbal_addr_array)
  2579. return -EINVAL;
  2580. qdio_allocate_do_dbf(init_data);
  2581. /* create irq */
  2582. irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
  2583. QDIO_DBF_TEXT0(0,setup,"irq_ptr:");
  2584. QDIO_DBF_HEX0(0,setup,&irq_ptr,sizeof(void*));
  2585. if (!irq_ptr) {
  2586. QDIO_PRINT_ERR("allocation of irq_ptr failed!\n");
  2587. return -ENOMEM;
  2588. }
  2589. init_MUTEX(&irq_ptr->setting_up_sema);
  2590. /* QDR must be in DMA area since CCW data address is only 32 bit */
  2591. irq_ptr->qdr = (struct qdr *) __get_free_page(GFP_KERNEL | GFP_DMA);
  2592. if (!(irq_ptr->qdr)) {
  2593. free_page((unsigned long) irq_ptr);
  2594. QDIO_PRINT_ERR("allocation of irq_ptr->qdr failed!\n");
  2595. return -ENOMEM;
  2596. }
  2597. QDIO_DBF_TEXT0(0,setup,"qdr:");
  2598. QDIO_DBF_HEX0(0,setup,&irq_ptr->qdr,sizeof(void*));
  2599. if (qdio_alloc_qs(irq_ptr,
  2600. init_data->no_input_qs,
  2601. init_data->no_output_qs)) {
  2602. QDIO_PRINT_ERR("queue allocation failed!\n");
  2603. qdio_release_irq_memory(irq_ptr);
  2604. return -ENOMEM;
  2605. }
  2606. init_data->cdev->private->qdio_data = irq_ptr;
  2607. qdio_set_state(irq_ptr,QDIO_IRQ_STATE_INACTIVE);
  2608. return 0;
  2609. }
  2610. static int qdio_fill_irq(struct qdio_initialize *init_data)
  2611. {
  2612. int i;
  2613. char dbf_text[15];
  2614. struct ciw *ciw;
  2615. int is_iqdio;
  2616. struct qdio_irq *irq_ptr;
  2617. irq_ptr = init_data->cdev->private->qdio_data;
  2618. memset(irq_ptr,0,((char*)&irq_ptr->qdr)-((char*)irq_ptr));
  2619. /* wipes qib.ac, required by ar7063 */
  2620. memset(irq_ptr->qdr,0,sizeof(struct qdr));
  2621. irq_ptr->int_parm=init_data->int_parm;
  2622. irq_ptr->schid = ccw_device_get_subchannel_id(init_data->cdev);
  2623. irq_ptr->no_input_qs=init_data->no_input_qs;
  2624. irq_ptr->no_output_qs=init_data->no_output_qs;
  2625. if (init_data->q_format==QDIO_IQDIO_QFMT) {
  2626. irq_ptr->is_iqdio_irq=1;
  2627. irq_ptr->is_thinint_irq=1;
  2628. } else {
  2629. irq_ptr->is_iqdio_irq=0;
  2630. irq_ptr->is_thinint_irq=hydra_thinints;
  2631. }
  2632. sprintf(dbf_text,"is_i_t%1x%1x",
  2633. irq_ptr->is_iqdio_irq,irq_ptr->is_thinint_irq);
  2634. QDIO_DBF_TEXT2(0,setup,dbf_text);
  2635. if (irq_ptr->is_thinint_irq) {
  2636. irq_ptr->dev_st_chg_ind = qdio_get_indicator();
  2637. QDIO_DBF_HEX1(0,setup,&irq_ptr->dev_st_chg_ind,sizeof(void*));
  2638. if (!irq_ptr->dev_st_chg_ind) {
  2639. QDIO_PRINT_WARN("no indicator location available " \
  2640. "for irq 0.%x.%x\n",
  2641. irq_ptr->schid.ssid, irq_ptr->schid.sch_no);
  2642. qdio_release_irq_memory(irq_ptr);
  2643. return -ENOBUFS;
  2644. }
  2645. }
  2646. /* defaults */
  2647. irq_ptr->equeue.cmd=DEFAULT_ESTABLISH_QS_CMD;
  2648. irq_ptr->equeue.count=DEFAULT_ESTABLISH_QS_COUNT;
  2649. irq_ptr->aqueue.cmd=DEFAULT_ACTIVATE_QS_CMD;
  2650. irq_ptr->aqueue.count=DEFAULT_ACTIVATE_QS_COUNT;
  2651. qdio_fill_qs(irq_ptr, init_data->cdev,
  2652. init_data->no_input_qs,
  2653. init_data->no_output_qs,
  2654. init_data->input_handler,
  2655. init_data->output_handler,init_data->int_parm,
  2656. init_data->q_format,init_data->flags,
  2657. init_data->input_sbal_addr_array,
  2658. init_data->output_sbal_addr_array);
  2659. if (!try_module_get(THIS_MODULE)) {
  2660. QDIO_PRINT_CRIT("try_module_get() failed!\n");
  2661. qdio_release_irq_memory(irq_ptr);
  2662. return -EINVAL;
  2663. }
  2664. qdio_fill_thresholds(irq_ptr,init_data->no_input_qs,
  2665. init_data->no_output_qs,
  2666. init_data->min_input_threshold,
  2667. init_data->max_input_threshold,
  2668. init_data->min_output_threshold,
  2669. init_data->max_output_threshold);
  2670. /* fill in qdr */
  2671. irq_ptr->qdr->qfmt=init_data->q_format;
  2672. irq_ptr->qdr->iqdcnt=init_data->no_input_qs;
  2673. irq_ptr->qdr->oqdcnt=init_data->no_output_qs;
  2674. irq_ptr->qdr->iqdsz=sizeof(struct qdesfmt0)/4; /* size in words */
  2675. irq_ptr->qdr->oqdsz=sizeof(struct qdesfmt0)/4;
  2676. irq_ptr->qdr->qiba=(unsigned long)&irq_ptr->qib;
  2677. irq_ptr->qdr->qkey=QDIO_STORAGE_KEY;
  2678. /* fill in qib */
  2679. irq_ptr->is_qebsm = is_passthrough;
  2680. if (irq_ptr->is_qebsm)
  2681. irq_ptr->qib.rflags |= QIB_RFLAGS_ENABLE_QEBSM;
  2682. irq_ptr->qib.qfmt=init_data->q_format;
  2683. if (init_data->no_input_qs)
  2684. irq_ptr->qib.isliba=(unsigned long)(irq_ptr->input_qs[0]->slib);
  2685. if (init_data->no_output_qs)
  2686. irq_ptr->qib.osliba=(unsigned long)(irq_ptr->output_qs[0]->slib);
  2687. memcpy(irq_ptr->qib.ebcnam,init_data->adapter_name,8);
  2688. qdio_set_impl_params(irq_ptr,init_data->qib_param_field_format,
  2689. init_data->qib_param_field,
  2690. init_data->no_input_qs,
  2691. init_data->no_output_qs,
  2692. init_data->input_slib_elements,
  2693. init_data->output_slib_elements);
  2694. /* first input descriptors, then output descriptors */
  2695. is_iqdio = (init_data->q_format == QDIO_IQDIO_QFMT) ? 1 : 0;
  2696. for (i=0;i<init_data->no_input_qs;i++)
  2697. qdio_allocate_fill_input_desc(irq_ptr, i, is_iqdio);
  2698. for (i=0;i<init_data->no_output_qs;i++)
  2699. qdio_allocate_fill_output_desc(irq_ptr, i,
  2700. init_data->no_input_qs,
  2701. is_iqdio);
  2702. /* qdr, qib, sls, slsbs, slibs, sbales filled. */
  2703. /* get qdio commands */
  2704. ciw = ccw_device_get_ciw(init_data->cdev, CIW_TYPE_EQUEUE);
  2705. if (!ciw) {
  2706. QDIO_DBF_TEXT2(1,setup,"no eq");
  2707. QDIO_PRINT_INFO("No equeue CIW found for QDIO commands. "
  2708. "Trying to use default.\n");
  2709. } else
  2710. irq_ptr->equeue = *ciw;
  2711. ciw = ccw_device_get_ciw(init_data->cdev, CIW_TYPE_AQUEUE);
  2712. if (!ciw) {
  2713. QDIO_DBF_TEXT2(1,setup,"no aq");
  2714. QDIO_PRINT_INFO("No aqueue CIW found for QDIO commands. "
  2715. "Trying to use default.\n");
  2716. } else
  2717. irq_ptr->aqueue = *ciw;
  2718. /* Set new interrupt handler. */
  2719. irq_ptr->original_int_handler = init_data->cdev->handler;
  2720. init_data->cdev->handler = qdio_handler;
  2721. return 0;
  2722. }
  2723. int
  2724. qdio_establish(struct qdio_initialize *init_data)
  2725. {
  2726. struct qdio_irq *irq_ptr;
  2727. unsigned long saveflags;
  2728. int result, result2;
  2729. struct ccw_device *cdev;
  2730. char dbf_text[20];
  2731. cdev=init_data->cdev;
  2732. irq_ptr = cdev->private->qdio_data;
  2733. if (!irq_ptr)
  2734. return -EINVAL;
  2735. if (cdev->private->state != DEV_STATE_ONLINE)
  2736. return -EINVAL;
  2737. down(&irq_ptr->setting_up_sema);
  2738. qdio_fill_irq(init_data);
  2739. /* the thinint CHSC stuff */
  2740. if (irq_ptr->is_thinint_irq) {
  2741. result = tiqdio_set_subchannel_ind(irq_ptr,0);
  2742. if (result) {
  2743. up(&irq_ptr->setting_up_sema);
  2744. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  2745. return result;
  2746. }
  2747. tiqdio_set_delay_target(irq_ptr,TIQDIO_DELAY_TARGET);
  2748. }
  2749. sprintf(dbf_text,"qest%4x",cdev->private->schid.sch_no);
  2750. QDIO_DBF_TEXT0(0,setup,dbf_text);
  2751. QDIO_DBF_TEXT0(0,trace,dbf_text);
  2752. /* establish q */
  2753. irq_ptr->ccw.cmd_code=irq_ptr->equeue.cmd;
  2754. irq_ptr->ccw.flags=CCW_FLAG_SLI;
  2755. irq_ptr->ccw.count=irq_ptr->equeue.count;
  2756. irq_ptr->ccw.cda=QDIO_GET_ADDR(irq_ptr->qdr);
  2757. spin_lock_irqsave(get_ccwdev_lock(cdev),saveflags);
  2758. ccw_device_set_options_mask(cdev, 0);
  2759. result=ccw_device_start_timeout(cdev,&irq_ptr->ccw,
  2760. QDIO_DOING_ESTABLISH,0, 0,
  2761. QDIO_ESTABLISH_TIMEOUT);
  2762. if (result) {
  2763. result2=ccw_device_start_timeout(cdev,&irq_ptr->ccw,
  2764. QDIO_DOING_ESTABLISH,0,0,
  2765. QDIO_ESTABLISH_TIMEOUT);
  2766. sprintf(dbf_text,"eq:io%4x",result);
  2767. QDIO_DBF_TEXT2(1,setup,dbf_text);
  2768. if (result2) {
  2769. sprintf(dbf_text,"eq:io%4x",result);
  2770. QDIO_DBF_TEXT2(1,setup,dbf_text);
  2771. }
  2772. QDIO_PRINT_WARN("establish queues on irq 0.%x.%04x: do_IO " \
  2773. "returned %i, next try returned %i\n",
  2774. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2775. result, result2);
  2776. result=result2;
  2777. if (result)
  2778. ccw_device_set_timeout(cdev, 0);
  2779. }
  2780. spin_unlock_irqrestore(get_ccwdev_lock(cdev),saveflags);
  2781. if (result) {
  2782. up(&irq_ptr->setting_up_sema);
  2783. qdio_shutdown(cdev,QDIO_FLAG_CLEANUP_USING_CLEAR);
  2784. return result;
  2785. }
  2786. /* Timeout is cared for already by using ccw_device_start_timeout(). */
  2787. wait_event_interruptible(cdev->private->wait_q,
  2788. irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
  2789. irq_ptr->state == QDIO_IRQ_STATE_ERR);
  2790. if (irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED)
  2791. result = 0;
  2792. else {
  2793. up(&irq_ptr->setting_up_sema);
  2794. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  2795. return -EIO;
  2796. }
  2797. qdio_get_ssqd_information(irq_ptr);
  2798. /* if this gets set once, we're running under VM and can omit SVSes */
  2799. if (irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_NECESSARY)
  2800. omit_svs=1;
  2801. sprintf(dbf_text,"qdioac%2x",irq_ptr->qdioac);
  2802. QDIO_DBF_TEXT2(0,setup,dbf_text);
  2803. sprintf(dbf_text,"qib ac%2x",irq_ptr->qib.ac);
  2804. QDIO_DBF_TEXT2(0,setup,dbf_text);
  2805. irq_ptr->hydra_gives_outbound_pcis=
  2806. irq_ptr->qib.ac&QIB_AC_OUTBOUND_PCI_SUPPORTED;
  2807. irq_ptr->sync_done_on_outb_pcis=
  2808. irq_ptr->qdioac&CHSC_FLAG_SIGA_SYNC_DONE_ON_OUTB_PCIS;
  2809. qdio_initialize_set_siga_flags_input(irq_ptr);
  2810. qdio_initialize_set_siga_flags_output(irq_ptr);
  2811. up(&irq_ptr->setting_up_sema);
  2812. return result;
  2813. }
  2814. int
  2815. qdio_activate(struct ccw_device *cdev, int flags)
  2816. {
  2817. struct qdio_irq *irq_ptr;
  2818. int i,result=0,result2;
  2819. unsigned long saveflags;
  2820. char dbf_text[20]; /* see qdio_initialize */
  2821. irq_ptr = cdev->private->qdio_data;
  2822. if (!irq_ptr)
  2823. return -ENODEV;
  2824. if (cdev->private->state != DEV_STATE_ONLINE)
  2825. return -EINVAL;
  2826. down(&irq_ptr->setting_up_sema);
  2827. if (irq_ptr->state==QDIO_IRQ_STATE_INACTIVE) {
  2828. result=-EBUSY;
  2829. goto out;
  2830. }
  2831. sprintf(dbf_text,"qact%4x", irq_ptr->schid.sch_no);
  2832. QDIO_DBF_TEXT2(0,setup,dbf_text);
  2833. QDIO_DBF_TEXT2(0,trace,dbf_text);
  2834. /* activate q */
  2835. irq_ptr->ccw.cmd_code=irq_ptr->aqueue.cmd;
  2836. irq_ptr->ccw.flags=CCW_FLAG_SLI;
  2837. irq_ptr->ccw.count=irq_ptr->aqueue.count;
  2838. irq_ptr->ccw.cda=QDIO_GET_ADDR(0);
  2839. spin_lock_irqsave(get_ccwdev_lock(cdev),saveflags);
  2840. ccw_device_set_timeout(cdev, 0);
  2841. ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
  2842. result=ccw_device_start(cdev,&irq_ptr->ccw,QDIO_DOING_ACTIVATE,
  2843. 0, DOIO_DENY_PREFETCH);
  2844. if (result) {
  2845. result2=ccw_device_start(cdev,&irq_ptr->ccw,
  2846. QDIO_DOING_ACTIVATE,0,0);
  2847. sprintf(dbf_text,"aq:io%4x",result);
  2848. QDIO_DBF_TEXT2(1,setup,dbf_text);
  2849. if (result2) {
  2850. sprintf(dbf_text,"aq:io%4x",result);
  2851. QDIO_DBF_TEXT2(1,setup,dbf_text);
  2852. }
  2853. QDIO_PRINT_WARN("activate queues on irq 0.%x.%04x: do_IO " \
  2854. "returned %i, next try returned %i\n",
  2855. irq_ptr->schid.ssid, irq_ptr->schid.sch_no,
  2856. result, result2);
  2857. result=result2;
  2858. }
  2859. spin_unlock_irqrestore(get_ccwdev_lock(cdev),saveflags);
  2860. if (result)
  2861. goto out;
  2862. for (i=0;i<irq_ptr->no_input_qs;i++) {
  2863. if (irq_ptr->is_thinint_irq) {
  2864. /*
  2865. * that way we know, that, if we will get interrupted
  2866. * by tiqdio_inbound_processing, qdio_unmark_q will
  2867. * not be called
  2868. */
  2869. qdio_reserve_q(irq_ptr->input_qs[i]);
  2870. qdio_mark_tiq(irq_ptr->input_qs[i]);
  2871. qdio_release_q(irq_ptr->input_qs[i]);
  2872. }
  2873. }
  2874. if (flags&QDIO_FLAG_NO_INPUT_INTERRUPT_CONTEXT) {
  2875. for (i=0;i<irq_ptr->no_input_qs;i++) {
  2876. irq_ptr->input_qs[i]->is_input_q|=
  2877. QDIO_FLAG_NO_INPUT_INTERRUPT_CONTEXT;
  2878. }
  2879. }
  2880. wait_event_interruptible_timeout(cdev->private->wait_q,
  2881. ((irq_ptr->state ==
  2882. QDIO_IRQ_STATE_STOPPED) ||
  2883. (irq_ptr->state ==
  2884. QDIO_IRQ_STATE_ERR)),
  2885. QDIO_ACTIVATE_TIMEOUT);
  2886. switch (irq_ptr->state) {
  2887. case QDIO_IRQ_STATE_STOPPED:
  2888. case QDIO_IRQ_STATE_ERR:
  2889. up(&irq_ptr->setting_up_sema);
  2890. qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
  2891. down(&irq_ptr->setting_up_sema);
  2892. result = -EIO;
  2893. break;
  2894. default:
  2895. qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
  2896. result = 0;
  2897. }
  2898. out:
  2899. up(&irq_ptr->setting_up_sema);
  2900. return result;
  2901. }
  2902. /* buffers filled forwards again to make Rick happy */
  2903. static void
  2904. qdio_do_qdio_fill_input(struct qdio_q *q, unsigned int qidx,
  2905. unsigned int count, struct qdio_buffer *buffers)
  2906. {
  2907. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  2908. int tmp = 0;
  2909. qidx &= (QDIO_MAX_BUFFERS_PER_Q - 1);
  2910. if (irq->is_qebsm) {
  2911. while (count) {
  2912. tmp = set_slsb(q, &qidx, SLSB_CU_INPUT_EMPTY, &count);
  2913. if (!tmp)
  2914. return;
  2915. }
  2916. return;
  2917. }
  2918. for (;;) {
  2919. set_slsb(q, &qidx, SLSB_CU_INPUT_EMPTY, &count);
  2920. count--;
  2921. if (!count) break;
  2922. qidx = (qidx + 1) & (QDIO_MAX_BUFFERS_PER_Q - 1);
  2923. }
  2924. }
  2925. static void
  2926. qdio_do_qdio_fill_output(struct qdio_q *q, unsigned int qidx,
  2927. unsigned int count, struct qdio_buffer *buffers)
  2928. {
  2929. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  2930. int tmp = 0;
  2931. qidx &= (QDIO_MAX_BUFFERS_PER_Q - 1);
  2932. if (irq->is_qebsm) {
  2933. while (count) {
  2934. tmp = set_slsb(q, &qidx, SLSB_CU_OUTPUT_PRIMED, &count);
  2935. if (!tmp)
  2936. return;
  2937. }
  2938. return;
  2939. }
  2940. for (;;) {
  2941. set_slsb(q, &qidx, SLSB_CU_OUTPUT_PRIMED, &count);
  2942. count--;
  2943. if (!count) break;
  2944. qidx = (qidx + 1) & (QDIO_MAX_BUFFERS_PER_Q - 1);
  2945. }
  2946. }
  2947. static void
  2948. do_qdio_handle_inbound(struct qdio_q *q, unsigned int callflags,
  2949. unsigned int qidx, unsigned int count,
  2950. struct qdio_buffer *buffers)
  2951. {
  2952. int used_elements;
  2953. /* This is the inbound handling of queues */
  2954. used_elements=atomic_add_return(count, &q->number_of_buffers_used) - count;
  2955. qdio_do_qdio_fill_input(q,qidx,count,buffers);
  2956. if ((used_elements+count==QDIO_MAX_BUFFERS_PER_Q)&&
  2957. (callflags&QDIO_FLAG_UNDER_INTERRUPT))
  2958. atomic_xchg(&q->polling,0);
  2959. if (used_elements)
  2960. return;
  2961. if (callflags&QDIO_FLAG_DONT_SIGA)
  2962. return;
  2963. if (q->siga_in) {
  2964. int result;
  2965. result=qdio_siga_input(q);
  2966. if (result) {
  2967. if (q->siga_error)
  2968. q->error_status_flags|=
  2969. QDIO_STATUS_MORE_THAN_ONE_SIGA_ERROR;
  2970. q->error_status_flags|=QDIO_STATUS_LOOK_FOR_ERROR;
  2971. q->siga_error=result;
  2972. }
  2973. }
  2974. qdio_mark_q(q);
  2975. }
  2976. static void
  2977. do_qdio_handle_outbound(struct qdio_q *q, unsigned int callflags,
  2978. unsigned int qidx, unsigned int count,
  2979. struct qdio_buffer *buffers)
  2980. {
  2981. int used_elements;
  2982. unsigned int cnt, start_buf;
  2983. unsigned char state = 0;
  2984. struct qdio_irq *irq = (struct qdio_irq *) q->irq_ptr;
  2985. /* This is the outbound handling of queues */
  2986. qdio_do_qdio_fill_output(q,qidx,count,buffers);
  2987. used_elements=atomic_add_return(count, &q->number_of_buffers_used) - count;
  2988. if (callflags&QDIO_FLAG_DONT_SIGA) {
  2989. qdio_perf_stat_inc(&perf_stats.outbound_cnt);
  2990. return;
  2991. }
  2992. if (callflags & QDIO_FLAG_PCI_OUT)
  2993. q->is_pci_out = 1;
  2994. else
  2995. q->is_pci_out = 0;
  2996. if (q->is_iqdio_q) {
  2997. /* one siga for every sbal */
  2998. while (count--)
  2999. qdio_kick_outbound_q(q);
  3000. __qdio_outbound_processing(q);
  3001. } else {
  3002. /* under VM, we do a SIGA sync unconditionally */
  3003. SYNC_MEMORY;
  3004. else {
  3005. /*
  3006. * w/o shadow queues (else branch of
  3007. * SYNC_MEMORY :-/ ), we try to
  3008. * fast-requeue buffers
  3009. */
  3010. if (irq->is_qebsm) {
  3011. cnt = 1;
  3012. start_buf = ((qidx+QDIO_MAX_BUFFERS_PER_Q-1) &
  3013. (QDIO_MAX_BUFFERS_PER_Q-1));
  3014. qdio_do_eqbs(q, &state, &start_buf, &cnt);
  3015. } else
  3016. state = q->slsb.acc.val[(qidx+QDIO_MAX_BUFFERS_PER_Q-1)
  3017. &(QDIO_MAX_BUFFERS_PER_Q-1) ];
  3018. if (state != SLSB_CU_OUTPUT_PRIMED) {
  3019. qdio_kick_outbound_q(q);
  3020. } else {
  3021. QDIO_DBF_TEXT3(0,trace, "fast-req");
  3022. qdio_perf_stat_inc(&perf_stats.fast_reqs);
  3023. }
  3024. }
  3025. /*
  3026. * only marking the q could take too long,
  3027. * the upper layer module could do a lot of
  3028. * traffic in that time
  3029. */
  3030. __qdio_outbound_processing(q);
  3031. }
  3032. qdio_perf_stat_inc(&perf_stats.outbound_cnt);
  3033. }
  3034. /* count must be 1 in iqdio */
  3035. int
  3036. do_QDIO(struct ccw_device *cdev,unsigned int callflags,
  3037. unsigned int queue_number, unsigned int qidx,
  3038. unsigned int count,struct qdio_buffer *buffers)
  3039. {
  3040. struct qdio_irq *irq_ptr;
  3041. #ifdef CONFIG_QDIO_DEBUG
  3042. char dbf_text[20];
  3043. sprintf(dbf_text,"doQD%04x",cdev->private->schid.sch_no);
  3044. QDIO_DBF_TEXT3(0,trace,dbf_text);
  3045. #endif /* CONFIG_QDIO_DEBUG */
  3046. if ( (qidx>QDIO_MAX_BUFFERS_PER_Q) ||
  3047. (count>QDIO_MAX_BUFFERS_PER_Q) ||
  3048. (queue_number>QDIO_MAX_QUEUES_PER_IRQ) )
  3049. return -EINVAL;
  3050. if (count==0)
  3051. return 0;
  3052. irq_ptr = cdev->private->qdio_data;
  3053. if (!irq_ptr)
  3054. return -ENODEV;
  3055. #ifdef CONFIG_QDIO_DEBUG
  3056. if (callflags&QDIO_FLAG_SYNC_INPUT)
  3057. QDIO_DBF_HEX3(0,trace,&irq_ptr->input_qs[queue_number],
  3058. sizeof(void*));
  3059. else
  3060. QDIO_DBF_HEX3(0,trace,&irq_ptr->output_qs[queue_number],
  3061. sizeof(void*));
  3062. sprintf(dbf_text,"flag%04x",callflags);
  3063. QDIO_DBF_TEXT3(0,trace,dbf_text);
  3064. sprintf(dbf_text,"qi%02xct%02x",qidx,count);
  3065. QDIO_DBF_TEXT3(0,trace,dbf_text);
  3066. #endif /* CONFIG_QDIO_DEBUG */
  3067. if (irq_ptr->state!=QDIO_IRQ_STATE_ACTIVE)
  3068. return -EBUSY;
  3069. if (callflags&QDIO_FLAG_SYNC_INPUT)
  3070. do_qdio_handle_inbound(irq_ptr->input_qs[queue_number],
  3071. callflags, qidx, count, buffers);
  3072. else if (callflags&QDIO_FLAG_SYNC_OUTPUT)
  3073. do_qdio_handle_outbound(irq_ptr->output_qs[queue_number],
  3074. callflags, qidx, count, buffers);
  3075. else {
  3076. QDIO_DBF_TEXT3(1,trace,"doQD:inv");
  3077. return -EINVAL;
  3078. }
  3079. return 0;
  3080. }
  3081. static int
  3082. qdio_perf_procfile_read(char *buffer, char **buffer_location, off_t offset,
  3083. int buffer_length, int *eof, void *data)
  3084. {
  3085. int c=0;
  3086. /* we are always called with buffer_length=4k, so we all
  3087. deliver on the first read */
  3088. if (offset>0)
  3089. return 0;
  3090. #define _OUTP_IT(x...) c+=sprintf(buffer+c,x)
  3091. #ifdef CONFIG_64BIT
  3092. _OUTP_IT("Number of tasklet runs (total) : %li\n",
  3093. (long)atomic64_read(&perf_stats.tl_runs));
  3094. _OUTP_IT("Inbound tasklet runs tried/retried : %li/%li\n",
  3095. (long)atomic64_read(&perf_stats.inbound_tl_runs),
  3096. (long)atomic64_read(&perf_stats.inbound_tl_runs_resched));
  3097. _OUTP_IT("Inbound-thin tasklet runs tried/retried : %li/%li\n",
  3098. (long)atomic64_read(&perf_stats.inbound_thin_tl_runs),
  3099. (long)atomic64_read(&perf_stats.inbound_thin_tl_runs_resched));
  3100. _OUTP_IT("Outbound tasklet runs tried/retried : %li/%li\n",
  3101. (long)atomic64_read(&perf_stats.outbound_tl_runs),
  3102. (long)atomic64_read(&perf_stats.outbound_tl_runs_resched));
  3103. _OUTP_IT("\n");
  3104. _OUTP_IT("Number of SIGA sync's issued : %li\n",
  3105. (long)atomic64_read(&perf_stats.siga_syncs));
  3106. _OUTP_IT("Number of SIGA in's issued : %li\n",
  3107. (long)atomic64_read(&perf_stats.siga_ins));
  3108. _OUTP_IT("Number of SIGA out's issued : %li\n",
  3109. (long)atomic64_read(&perf_stats.siga_outs));
  3110. _OUTP_IT("Number of PCIs caught : %li\n",
  3111. (long)atomic64_read(&perf_stats.pcis));
  3112. _OUTP_IT("Number of adapter interrupts caught : %li\n",
  3113. (long)atomic64_read(&perf_stats.thinints));
  3114. _OUTP_IT("Number of fast requeues (outg. SBALs w/o SIGA) : %li\n",
  3115. (long)atomic64_read(&perf_stats.fast_reqs));
  3116. _OUTP_IT("\n");
  3117. _OUTP_IT("Number of inbound transfers : %li\n",
  3118. (long)atomic64_read(&perf_stats.inbound_cnt));
  3119. _OUTP_IT("Number of do_QDIOs outbound : %li\n",
  3120. (long)atomic64_read(&perf_stats.outbound_cnt));
  3121. #else /* CONFIG_64BIT */
  3122. _OUTP_IT("Number of tasklet runs (total) : %i\n",
  3123. atomic_read(&perf_stats.tl_runs));
  3124. _OUTP_IT("Inbound tasklet runs tried/retried : %i/%i\n",
  3125. atomic_read(&perf_stats.inbound_tl_runs),
  3126. atomic_read(&perf_stats.inbound_tl_runs_resched));
  3127. _OUTP_IT("Inbound-thin tasklet runs tried/retried : %i/%i\n",
  3128. atomic_read(&perf_stats.inbound_thin_tl_runs),
  3129. atomic_read(&perf_stats.inbound_thin_tl_runs_resched));
  3130. _OUTP_IT("Outbound tasklet runs tried/retried : %i/%i\n",
  3131. atomic_read(&perf_stats.outbound_tl_runs),
  3132. atomic_read(&perf_stats.outbound_tl_runs_resched));
  3133. _OUTP_IT("\n");
  3134. _OUTP_IT("Number of SIGA sync's issued : %i\n",
  3135. atomic_read(&perf_stats.siga_syncs));
  3136. _OUTP_IT("Number of SIGA in's issued : %i\n",
  3137. atomic_read(&perf_stats.siga_ins));
  3138. _OUTP_IT("Number of SIGA out's issued : %i\n",
  3139. atomic_read(&perf_stats.siga_outs));
  3140. _OUTP_IT("Number of PCIs caught : %i\n",
  3141. atomic_read(&perf_stats.pcis));
  3142. _OUTP_IT("Number of adapter interrupts caught : %i\n",
  3143. atomic_read(&perf_stats.thinints));
  3144. _OUTP_IT("Number of fast requeues (outg. SBALs w/o SIGA) : %i\n",
  3145. atomic_read(&perf_stats.fast_reqs));
  3146. _OUTP_IT("\n");
  3147. _OUTP_IT("Number of inbound transfers : %i\n",
  3148. atomic_read(&perf_stats.inbound_cnt));
  3149. _OUTP_IT("Number of do_QDIOs outbound : %i\n",
  3150. atomic_read(&perf_stats.outbound_cnt));
  3151. #endif /* CONFIG_64BIT */
  3152. _OUTP_IT("\n");
  3153. return c;
  3154. }
  3155. static struct proc_dir_entry *qdio_perf_proc_file;
  3156. static void
  3157. qdio_add_procfs_entry(void)
  3158. {
  3159. proc_perf_file_registration=0;
  3160. qdio_perf_proc_file=create_proc_entry(QDIO_PERF,
  3161. S_IFREG|0444,&proc_root);
  3162. if (qdio_perf_proc_file) {
  3163. qdio_perf_proc_file->read_proc=&qdio_perf_procfile_read;
  3164. } else proc_perf_file_registration=-1;
  3165. if (proc_perf_file_registration)
  3166. QDIO_PRINT_WARN("was not able to register perf. " \
  3167. "proc-file (%i).\n",
  3168. proc_perf_file_registration);
  3169. }
  3170. static void
  3171. qdio_remove_procfs_entry(void)
  3172. {
  3173. if (!proc_perf_file_registration) /* means if it went ok earlier */
  3174. remove_proc_entry(QDIO_PERF,&proc_root);
  3175. }
  3176. /**
  3177. * attributes in sysfs
  3178. *****************************************************************************/
  3179. static ssize_t
  3180. qdio_performance_stats_show(struct bus_type *bus, char *buf)
  3181. {
  3182. return sprintf(buf, "%i\n", qdio_performance_stats ? 1 : 0);
  3183. }
  3184. static ssize_t
  3185. qdio_performance_stats_store(struct bus_type *bus, const char *buf, size_t count)
  3186. {
  3187. char *tmp;
  3188. int i;
  3189. i = simple_strtoul(buf, &tmp, 16);
  3190. if ((i == 0) || (i == 1)) {
  3191. if (i == qdio_performance_stats)
  3192. return count;
  3193. qdio_performance_stats = i;
  3194. if (i==0) {
  3195. /* reset perf. stat. info */
  3196. #ifdef CONFIG_64BIT
  3197. atomic64_set(&perf_stats.tl_runs, 0);
  3198. atomic64_set(&perf_stats.outbound_tl_runs, 0);
  3199. atomic64_set(&perf_stats.inbound_tl_runs, 0);
  3200. atomic64_set(&perf_stats.inbound_tl_runs_resched, 0);
  3201. atomic64_set(&perf_stats.inbound_thin_tl_runs, 0);
  3202. atomic64_set(&perf_stats.inbound_thin_tl_runs_resched,
  3203. 0);
  3204. atomic64_set(&perf_stats.siga_outs, 0);
  3205. atomic64_set(&perf_stats.siga_ins, 0);
  3206. atomic64_set(&perf_stats.siga_syncs, 0);
  3207. atomic64_set(&perf_stats.pcis, 0);
  3208. atomic64_set(&perf_stats.thinints, 0);
  3209. atomic64_set(&perf_stats.fast_reqs, 0);
  3210. atomic64_set(&perf_stats.outbound_cnt, 0);
  3211. atomic64_set(&perf_stats.inbound_cnt, 0);
  3212. #else /* CONFIG_64BIT */
  3213. atomic_set(&perf_stats.tl_runs, 0);
  3214. atomic_set(&perf_stats.outbound_tl_runs, 0);
  3215. atomic_set(&perf_stats.inbound_tl_runs, 0);
  3216. atomic_set(&perf_stats.inbound_tl_runs_resched, 0);
  3217. atomic_set(&perf_stats.inbound_thin_tl_runs, 0);
  3218. atomic_set(&perf_stats.inbound_thin_tl_runs_resched, 0);
  3219. atomic_set(&perf_stats.siga_outs, 0);
  3220. atomic_set(&perf_stats.siga_ins, 0);
  3221. atomic_set(&perf_stats.siga_syncs, 0);
  3222. atomic_set(&perf_stats.pcis, 0);
  3223. atomic_set(&perf_stats.thinints, 0);
  3224. atomic_set(&perf_stats.fast_reqs, 0);
  3225. atomic_set(&perf_stats.outbound_cnt, 0);
  3226. atomic_set(&perf_stats.inbound_cnt, 0);
  3227. #endif /* CONFIG_64BIT */
  3228. }
  3229. } else {
  3230. QDIO_PRINT_WARN("QDIO performance_stats: write 0 or 1 to this file!\n");
  3231. return -EINVAL;
  3232. }
  3233. return count;
  3234. }
  3235. static BUS_ATTR(qdio_performance_stats, 0644, qdio_performance_stats_show,
  3236. qdio_performance_stats_store);
  3237. static void
  3238. tiqdio_register_thinints(void)
  3239. {
  3240. char dbf_text[20];
  3241. register_thinint_result=
  3242. s390_register_adapter_interrupt(&tiqdio_thinint_handler);
  3243. if (register_thinint_result) {
  3244. sprintf(dbf_text,"regthn%x",(register_thinint_result&0xff));
  3245. QDIO_DBF_TEXT0(0,setup,dbf_text);
  3246. QDIO_PRINT_ERR("failed to register adapter handler " \
  3247. "(rc=%i).\nAdapter interrupts might " \
  3248. "not work. Continuing.\n",
  3249. register_thinint_result);
  3250. }
  3251. }
  3252. static void
  3253. tiqdio_unregister_thinints(void)
  3254. {
  3255. if (!register_thinint_result)
  3256. s390_unregister_adapter_interrupt(&tiqdio_thinint_handler);
  3257. }
  3258. static int
  3259. qdio_get_qdio_memory(void)
  3260. {
  3261. int i;
  3262. indicator_used[0]=1;
  3263. for (i=1;i<INDICATORS_PER_CACHELINE;i++)
  3264. indicator_used[i]=0;
  3265. indicators = kzalloc(sizeof(__u32)*(INDICATORS_PER_CACHELINE),
  3266. GFP_KERNEL);
  3267. if (!indicators)
  3268. return -ENOMEM;
  3269. return 0;
  3270. }
  3271. static void
  3272. qdio_release_qdio_memory(void)
  3273. {
  3274. kfree(indicators);
  3275. }
  3276. static void
  3277. qdio_unregister_dbf_views(void)
  3278. {
  3279. if (qdio_dbf_setup)
  3280. debug_unregister(qdio_dbf_setup);
  3281. if (qdio_dbf_sbal)
  3282. debug_unregister(qdio_dbf_sbal);
  3283. if (qdio_dbf_sense)
  3284. debug_unregister(qdio_dbf_sense);
  3285. if (qdio_dbf_trace)
  3286. debug_unregister(qdio_dbf_trace);
  3287. #ifdef CONFIG_QDIO_DEBUG
  3288. if (qdio_dbf_slsb_out)
  3289. debug_unregister(qdio_dbf_slsb_out);
  3290. if (qdio_dbf_slsb_in)
  3291. debug_unregister(qdio_dbf_slsb_in);
  3292. #endif /* CONFIG_QDIO_DEBUG */
  3293. }
  3294. static int
  3295. qdio_register_dbf_views(void)
  3296. {
  3297. qdio_dbf_setup=debug_register(QDIO_DBF_SETUP_NAME,
  3298. QDIO_DBF_SETUP_PAGES,
  3299. QDIO_DBF_SETUP_NR_AREAS,
  3300. QDIO_DBF_SETUP_LEN);
  3301. if (!qdio_dbf_setup)
  3302. goto oom;
  3303. debug_register_view(qdio_dbf_setup,&debug_hex_ascii_view);
  3304. debug_set_level(qdio_dbf_setup,QDIO_DBF_SETUP_LEVEL);
  3305. qdio_dbf_sbal=debug_register(QDIO_DBF_SBAL_NAME,
  3306. QDIO_DBF_SBAL_PAGES,
  3307. QDIO_DBF_SBAL_NR_AREAS,
  3308. QDIO_DBF_SBAL_LEN);
  3309. if (!qdio_dbf_sbal)
  3310. goto oom;
  3311. debug_register_view(qdio_dbf_sbal,&debug_hex_ascii_view);
  3312. debug_set_level(qdio_dbf_sbal,QDIO_DBF_SBAL_LEVEL);
  3313. qdio_dbf_sense=debug_register(QDIO_DBF_SENSE_NAME,
  3314. QDIO_DBF_SENSE_PAGES,
  3315. QDIO_DBF_SENSE_NR_AREAS,
  3316. QDIO_DBF_SENSE_LEN);
  3317. if (!qdio_dbf_sense)
  3318. goto oom;
  3319. debug_register_view(qdio_dbf_sense,&debug_hex_ascii_view);
  3320. debug_set_level(qdio_dbf_sense,QDIO_DBF_SENSE_LEVEL);
  3321. qdio_dbf_trace=debug_register(QDIO_DBF_TRACE_NAME,
  3322. QDIO_DBF_TRACE_PAGES,
  3323. QDIO_DBF_TRACE_NR_AREAS,
  3324. QDIO_DBF_TRACE_LEN);
  3325. if (!qdio_dbf_trace)
  3326. goto oom;
  3327. debug_register_view(qdio_dbf_trace,&debug_hex_ascii_view);
  3328. debug_set_level(qdio_dbf_trace,QDIO_DBF_TRACE_LEVEL);
  3329. #ifdef CONFIG_QDIO_DEBUG
  3330. qdio_dbf_slsb_out=debug_register(QDIO_DBF_SLSB_OUT_NAME,
  3331. QDIO_DBF_SLSB_OUT_PAGES,
  3332. QDIO_DBF_SLSB_OUT_NR_AREAS,
  3333. QDIO_DBF_SLSB_OUT_LEN);
  3334. if (!qdio_dbf_slsb_out)
  3335. goto oom;
  3336. debug_register_view(qdio_dbf_slsb_out,&debug_hex_ascii_view);
  3337. debug_set_level(qdio_dbf_slsb_out,QDIO_DBF_SLSB_OUT_LEVEL);
  3338. qdio_dbf_slsb_in=debug_register(QDIO_DBF_SLSB_IN_NAME,
  3339. QDIO_DBF_SLSB_IN_PAGES,
  3340. QDIO_DBF_SLSB_IN_NR_AREAS,
  3341. QDIO_DBF_SLSB_IN_LEN);
  3342. if (!qdio_dbf_slsb_in)
  3343. goto oom;
  3344. debug_register_view(qdio_dbf_slsb_in,&debug_hex_ascii_view);
  3345. debug_set_level(qdio_dbf_slsb_in,QDIO_DBF_SLSB_IN_LEVEL);
  3346. #endif /* CONFIG_QDIO_DEBUG */
  3347. return 0;
  3348. oom:
  3349. QDIO_PRINT_ERR("not enough memory for dbf.\n");
  3350. qdio_unregister_dbf_views();
  3351. return -ENOMEM;
  3352. }
  3353. static void *qdio_mempool_alloc(gfp_t gfp_mask, void *size)
  3354. {
  3355. return (void *) get_zeroed_page(gfp_mask|GFP_DMA);
  3356. }
  3357. static void qdio_mempool_free(void *element, void *size)
  3358. {
  3359. free_page((unsigned long) element);
  3360. }
  3361. static int __init
  3362. init_QDIO(void)
  3363. {
  3364. int res;
  3365. void *ptr;
  3366. printk("qdio: loading %s\n",version);
  3367. res=qdio_get_qdio_memory();
  3368. if (res)
  3369. return res;
  3370. qdio_q_cache = kmem_cache_create("qdio_q", sizeof(struct qdio_q),
  3371. 256, 0, NULL);
  3372. if (!qdio_q_cache) {
  3373. qdio_release_qdio_memory();
  3374. return -ENOMEM;
  3375. }
  3376. res = qdio_register_dbf_views();
  3377. if (res) {
  3378. kmem_cache_destroy(qdio_q_cache);
  3379. qdio_release_qdio_memory();
  3380. return res;
  3381. }
  3382. QDIO_DBF_TEXT0(0,setup,"initQDIO");
  3383. res = bus_create_file(&ccw_bus_type, &bus_attr_qdio_performance_stats);
  3384. memset((void*)&perf_stats,0,sizeof(perf_stats));
  3385. QDIO_DBF_TEXT0(0,setup,"perfstat");
  3386. ptr=&perf_stats;
  3387. QDIO_DBF_HEX0(0,setup,&ptr,sizeof(void*));
  3388. qdio_add_procfs_entry();
  3389. qdio_mempool_scssc = mempool_create(QDIO_MEMPOOL_SCSSC_ELEMENTS,
  3390. qdio_mempool_alloc,
  3391. qdio_mempool_free, NULL);
  3392. if (tiqdio_check_chsc_availability())
  3393. QDIO_PRINT_ERR("Not all CHSCs supported. Continuing.\n");
  3394. tiqdio_register_thinints();
  3395. return 0;
  3396. }
  3397. static void __exit
  3398. cleanup_QDIO(void)
  3399. {
  3400. tiqdio_unregister_thinints();
  3401. qdio_remove_procfs_entry();
  3402. qdio_release_qdio_memory();
  3403. qdio_unregister_dbf_views();
  3404. mempool_destroy(qdio_mempool_scssc);
  3405. kmem_cache_destroy(qdio_q_cache);
  3406. bus_remove_file(&ccw_bus_type, &bus_attr_qdio_performance_stats);
  3407. printk("qdio: %s: module removed\n",version);
  3408. }
  3409. module_init(init_QDIO);
  3410. module_exit(cleanup_QDIO);
  3411. EXPORT_SYMBOL(qdio_allocate);
  3412. EXPORT_SYMBOL(qdio_establish);
  3413. EXPORT_SYMBOL(qdio_initialize);
  3414. EXPORT_SYMBOL(qdio_activate);
  3415. EXPORT_SYMBOL(do_QDIO);
  3416. EXPORT_SYMBOL(qdio_shutdown);
  3417. EXPORT_SYMBOL(qdio_free);
  3418. EXPORT_SYMBOL(qdio_cleanup);
  3419. EXPORT_SYMBOL(qdio_synchronize);