enic_main.c 56 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339
  1. /*
  2. * Copyright 2008-2010 Cisco Systems, Inc. All rights reserved.
  3. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  4. *
  5. * This program is free software; you may redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; version 2 of the License.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  10. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  11. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  12. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  13. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  14. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  15. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  16. * SOFTWARE.
  17. *
  18. */
  19. #include <linux/module.h>
  20. #include <linux/kernel.h>
  21. #include <linux/string.h>
  22. #include <linux/errno.h>
  23. #include <linux/types.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/workqueue.h>
  27. #include <linux/pci.h>
  28. #include <linux/netdevice.h>
  29. #include <linux/etherdevice.h>
  30. #include <linux/if.h>
  31. #include <linux/if_ether.h>
  32. #include <linux/if_vlan.h>
  33. #include <linux/in.h>
  34. #include <linux/ip.h>
  35. #include <linux/ipv6.h>
  36. #include <linux/tcp.h>
  37. #include <linux/rtnetlink.h>
  38. #include <linux/prefetch.h>
  39. #include <net/ip6_checksum.h>
  40. #include "cq_enet_desc.h"
  41. #include "vnic_dev.h"
  42. #include "vnic_intr.h"
  43. #include "vnic_stats.h"
  44. #include "vnic_vic.h"
  45. #include "enic_res.h"
  46. #include "enic.h"
  47. #include "enic_dev.h"
  48. #include "enic_pp.h"
  49. #define ENIC_NOTIFY_TIMER_PERIOD (2 * HZ)
  50. #define WQ_ENET_MAX_DESC_LEN (1 << WQ_ENET_LEN_BITS)
  51. #define MAX_TSO (1 << 16)
  52. #define ENIC_DESC_MAX_SPLITS (MAX_TSO / WQ_ENET_MAX_DESC_LEN + 1)
  53. #define PCI_DEVICE_ID_CISCO_VIC_ENET 0x0043 /* ethernet vnic */
  54. #define PCI_DEVICE_ID_CISCO_VIC_ENET_DYN 0x0044 /* enet dynamic vnic */
  55. #define PCI_DEVICE_ID_CISCO_VIC_ENET_VF 0x0071 /* enet SRIOV VF */
  56. /* Supported devices */
  57. static DEFINE_PCI_DEVICE_TABLE(enic_id_table) = {
  58. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET) },
  59. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_DYN) },
  60. { PCI_VDEVICE(CISCO, PCI_DEVICE_ID_CISCO_VIC_ENET_VF) },
  61. { 0, } /* end of table */
  62. };
  63. MODULE_DESCRIPTION(DRV_DESCRIPTION);
  64. MODULE_AUTHOR("Scott Feldman <scofeldm@cisco.com>");
  65. MODULE_LICENSE("GPL");
  66. MODULE_VERSION(DRV_VERSION);
  67. MODULE_DEVICE_TABLE(pci, enic_id_table);
  68. int enic_is_dynamic(struct enic *enic)
  69. {
  70. return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_DYN;
  71. }
  72. int enic_sriov_enabled(struct enic *enic)
  73. {
  74. return (enic->priv_flags & ENIC_SRIOV_ENABLED) ? 1 : 0;
  75. }
  76. static int enic_is_sriov_vf(struct enic *enic)
  77. {
  78. return enic->pdev->device == PCI_DEVICE_ID_CISCO_VIC_ENET_VF;
  79. }
  80. int enic_is_valid_vf(struct enic *enic, int vf)
  81. {
  82. #ifdef CONFIG_PCI_IOV
  83. return vf >= 0 && vf < enic->num_vfs;
  84. #else
  85. return 0;
  86. #endif
  87. }
  88. static void enic_free_wq_buf(struct vnic_wq *wq, struct vnic_wq_buf *buf)
  89. {
  90. struct enic *enic = vnic_dev_priv(wq->vdev);
  91. if (buf->sop)
  92. pci_unmap_single(enic->pdev, buf->dma_addr,
  93. buf->len, PCI_DMA_TODEVICE);
  94. else
  95. pci_unmap_page(enic->pdev, buf->dma_addr,
  96. buf->len, PCI_DMA_TODEVICE);
  97. if (buf->os_buf)
  98. dev_kfree_skb_any(buf->os_buf);
  99. }
  100. static void enic_wq_free_buf(struct vnic_wq *wq,
  101. struct cq_desc *cq_desc, struct vnic_wq_buf *buf, void *opaque)
  102. {
  103. enic_free_wq_buf(wq, buf);
  104. }
  105. static int enic_wq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  106. u8 type, u16 q_number, u16 completed_index, void *opaque)
  107. {
  108. struct enic *enic = vnic_dev_priv(vdev);
  109. spin_lock(&enic->wq_lock[q_number]);
  110. vnic_wq_service(&enic->wq[q_number], cq_desc,
  111. completed_index, enic_wq_free_buf,
  112. opaque);
  113. if (netif_queue_stopped(enic->netdev) &&
  114. vnic_wq_desc_avail(&enic->wq[q_number]) >=
  115. (MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS))
  116. netif_wake_queue(enic->netdev);
  117. spin_unlock(&enic->wq_lock[q_number]);
  118. return 0;
  119. }
  120. static void enic_log_q_error(struct enic *enic)
  121. {
  122. unsigned int i;
  123. u32 error_status;
  124. for (i = 0; i < enic->wq_count; i++) {
  125. error_status = vnic_wq_error_status(&enic->wq[i]);
  126. if (error_status)
  127. netdev_err(enic->netdev, "WQ[%d] error_status %d\n",
  128. i, error_status);
  129. }
  130. for (i = 0; i < enic->rq_count; i++) {
  131. error_status = vnic_rq_error_status(&enic->rq[i]);
  132. if (error_status)
  133. netdev_err(enic->netdev, "RQ[%d] error_status %d\n",
  134. i, error_status);
  135. }
  136. }
  137. static void enic_msglvl_check(struct enic *enic)
  138. {
  139. u32 msg_enable = vnic_dev_msg_lvl(enic->vdev);
  140. if (msg_enable != enic->msg_enable) {
  141. netdev_info(enic->netdev, "msg lvl changed from 0x%x to 0x%x\n",
  142. enic->msg_enable, msg_enable);
  143. enic->msg_enable = msg_enable;
  144. }
  145. }
  146. static void enic_mtu_check(struct enic *enic)
  147. {
  148. u32 mtu = vnic_dev_mtu(enic->vdev);
  149. struct net_device *netdev = enic->netdev;
  150. if (mtu && mtu != enic->port_mtu) {
  151. enic->port_mtu = mtu;
  152. if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
  153. mtu = max_t(int, ENIC_MIN_MTU,
  154. min_t(int, ENIC_MAX_MTU, mtu));
  155. if (mtu != netdev->mtu)
  156. schedule_work(&enic->change_mtu_work);
  157. } else {
  158. if (mtu < netdev->mtu)
  159. netdev_warn(netdev,
  160. "interface MTU (%d) set higher "
  161. "than switch port MTU (%d)\n",
  162. netdev->mtu, mtu);
  163. }
  164. }
  165. }
  166. static void enic_link_check(struct enic *enic)
  167. {
  168. int link_status = vnic_dev_link_status(enic->vdev);
  169. int carrier_ok = netif_carrier_ok(enic->netdev);
  170. if (link_status && !carrier_ok) {
  171. netdev_info(enic->netdev, "Link UP\n");
  172. netif_carrier_on(enic->netdev);
  173. } else if (!link_status && carrier_ok) {
  174. netdev_info(enic->netdev, "Link DOWN\n");
  175. netif_carrier_off(enic->netdev);
  176. }
  177. }
  178. static void enic_notify_check(struct enic *enic)
  179. {
  180. enic_msglvl_check(enic);
  181. enic_mtu_check(enic);
  182. enic_link_check(enic);
  183. }
  184. #define ENIC_TEST_INTR(pba, i) (pba & (1 << i))
  185. static irqreturn_t enic_isr_legacy(int irq, void *data)
  186. {
  187. struct net_device *netdev = data;
  188. struct enic *enic = netdev_priv(netdev);
  189. unsigned int io_intr = enic_legacy_io_intr();
  190. unsigned int err_intr = enic_legacy_err_intr();
  191. unsigned int notify_intr = enic_legacy_notify_intr();
  192. u32 pba;
  193. vnic_intr_mask(&enic->intr[io_intr]);
  194. pba = vnic_intr_legacy_pba(enic->legacy_pba);
  195. if (!pba) {
  196. vnic_intr_unmask(&enic->intr[io_intr]);
  197. return IRQ_NONE; /* not our interrupt */
  198. }
  199. if (ENIC_TEST_INTR(pba, notify_intr)) {
  200. vnic_intr_return_all_credits(&enic->intr[notify_intr]);
  201. enic_notify_check(enic);
  202. }
  203. if (ENIC_TEST_INTR(pba, err_intr)) {
  204. vnic_intr_return_all_credits(&enic->intr[err_intr]);
  205. enic_log_q_error(enic);
  206. /* schedule recovery from WQ/RQ error */
  207. schedule_work(&enic->reset);
  208. return IRQ_HANDLED;
  209. }
  210. if (ENIC_TEST_INTR(pba, io_intr)) {
  211. if (napi_schedule_prep(&enic->napi[0]))
  212. __napi_schedule(&enic->napi[0]);
  213. } else {
  214. vnic_intr_unmask(&enic->intr[io_intr]);
  215. }
  216. return IRQ_HANDLED;
  217. }
  218. static irqreturn_t enic_isr_msi(int irq, void *data)
  219. {
  220. struct enic *enic = data;
  221. /* With MSI, there is no sharing of interrupts, so this is
  222. * our interrupt and there is no need to ack it. The device
  223. * is not providing per-vector masking, so the OS will not
  224. * write to PCI config space to mask/unmask the interrupt.
  225. * We're using mask_on_assertion for MSI, so the device
  226. * automatically masks the interrupt when the interrupt is
  227. * generated. Later, when exiting polling, the interrupt
  228. * will be unmasked (see enic_poll).
  229. *
  230. * Also, the device uses the same PCIe Traffic Class (TC)
  231. * for Memory Write data and MSI, so there are no ordering
  232. * issues; the MSI will always arrive at the Root Complex
  233. * _after_ corresponding Memory Writes (i.e. descriptor
  234. * writes).
  235. */
  236. napi_schedule(&enic->napi[0]);
  237. return IRQ_HANDLED;
  238. }
  239. static irqreturn_t enic_isr_msix_rq(int irq, void *data)
  240. {
  241. struct napi_struct *napi = data;
  242. /* schedule NAPI polling for RQ cleanup */
  243. napi_schedule(napi);
  244. return IRQ_HANDLED;
  245. }
  246. static irqreturn_t enic_isr_msix_wq(int irq, void *data)
  247. {
  248. struct enic *enic = data;
  249. unsigned int cq = enic_cq_wq(enic, 0);
  250. unsigned int intr = enic_msix_wq_intr(enic, 0);
  251. unsigned int wq_work_to_do = -1; /* no limit */
  252. unsigned int wq_work_done;
  253. wq_work_done = vnic_cq_service(&enic->cq[cq],
  254. wq_work_to_do, enic_wq_service, NULL);
  255. vnic_intr_return_credits(&enic->intr[intr],
  256. wq_work_done,
  257. 1 /* unmask intr */,
  258. 1 /* reset intr timer */);
  259. return IRQ_HANDLED;
  260. }
  261. static irqreturn_t enic_isr_msix_err(int irq, void *data)
  262. {
  263. struct enic *enic = data;
  264. unsigned int intr = enic_msix_err_intr(enic);
  265. vnic_intr_return_all_credits(&enic->intr[intr]);
  266. enic_log_q_error(enic);
  267. /* schedule recovery from WQ/RQ error */
  268. schedule_work(&enic->reset);
  269. return IRQ_HANDLED;
  270. }
  271. static irqreturn_t enic_isr_msix_notify(int irq, void *data)
  272. {
  273. struct enic *enic = data;
  274. unsigned int intr = enic_msix_notify_intr(enic);
  275. vnic_intr_return_all_credits(&enic->intr[intr]);
  276. enic_notify_check(enic);
  277. return IRQ_HANDLED;
  278. }
  279. static inline void enic_queue_wq_skb_cont(struct enic *enic,
  280. struct vnic_wq *wq, struct sk_buff *skb,
  281. unsigned int len_left, int loopback)
  282. {
  283. const skb_frag_t *frag;
  284. /* Queue additional data fragments */
  285. for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
  286. len_left -= skb_frag_size(frag);
  287. enic_queue_wq_desc_cont(wq, skb,
  288. skb_frag_dma_map(&enic->pdev->dev,
  289. frag, 0, skb_frag_size(frag),
  290. DMA_TO_DEVICE),
  291. skb_frag_size(frag),
  292. (len_left == 0), /* EOP? */
  293. loopback);
  294. }
  295. }
  296. static inline void enic_queue_wq_skb_vlan(struct enic *enic,
  297. struct vnic_wq *wq, struct sk_buff *skb,
  298. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  299. {
  300. unsigned int head_len = skb_headlen(skb);
  301. unsigned int len_left = skb->len - head_len;
  302. int eop = (len_left == 0);
  303. /* Queue the main skb fragment. The fragments are no larger
  304. * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
  305. * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
  306. * per fragment is queued.
  307. */
  308. enic_queue_wq_desc(wq, skb,
  309. pci_map_single(enic->pdev, skb->data,
  310. head_len, PCI_DMA_TODEVICE),
  311. head_len,
  312. vlan_tag_insert, vlan_tag,
  313. eop, loopback);
  314. if (!eop)
  315. enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
  316. }
  317. static inline void enic_queue_wq_skb_csum_l4(struct enic *enic,
  318. struct vnic_wq *wq, struct sk_buff *skb,
  319. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  320. {
  321. unsigned int head_len = skb_headlen(skb);
  322. unsigned int len_left = skb->len - head_len;
  323. unsigned int hdr_len = skb_checksum_start_offset(skb);
  324. unsigned int csum_offset = hdr_len + skb->csum_offset;
  325. int eop = (len_left == 0);
  326. /* Queue the main skb fragment. The fragments are no larger
  327. * than max MTU(9000)+ETH_HDR_LEN(14) bytes, which is less
  328. * than WQ_ENET_MAX_DESC_LEN length. So only one descriptor
  329. * per fragment is queued.
  330. */
  331. enic_queue_wq_desc_csum_l4(wq, skb,
  332. pci_map_single(enic->pdev, skb->data,
  333. head_len, PCI_DMA_TODEVICE),
  334. head_len,
  335. csum_offset,
  336. hdr_len,
  337. vlan_tag_insert, vlan_tag,
  338. eop, loopback);
  339. if (!eop)
  340. enic_queue_wq_skb_cont(enic, wq, skb, len_left, loopback);
  341. }
  342. static inline void enic_queue_wq_skb_tso(struct enic *enic,
  343. struct vnic_wq *wq, struct sk_buff *skb, unsigned int mss,
  344. int vlan_tag_insert, unsigned int vlan_tag, int loopback)
  345. {
  346. unsigned int frag_len_left = skb_headlen(skb);
  347. unsigned int len_left = skb->len - frag_len_left;
  348. unsigned int hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
  349. int eop = (len_left == 0);
  350. unsigned int len;
  351. dma_addr_t dma_addr;
  352. unsigned int offset = 0;
  353. skb_frag_t *frag;
  354. /* Preload TCP csum field with IP pseudo hdr calculated
  355. * with IP length set to zero. HW will later add in length
  356. * to each TCP segment resulting from the TSO.
  357. */
  358. if (skb->protocol == cpu_to_be16(ETH_P_IP)) {
  359. ip_hdr(skb)->check = 0;
  360. tcp_hdr(skb)->check = ~csum_tcpudp_magic(ip_hdr(skb)->saddr,
  361. ip_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
  362. } else if (skb->protocol == cpu_to_be16(ETH_P_IPV6)) {
  363. tcp_hdr(skb)->check = ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
  364. &ipv6_hdr(skb)->daddr, 0, IPPROTO_TCP, 0);
  365. }
  366. /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
  367. * for the main skb fragment
  368. */
  369. while (frag_len_left) {
  370. len = min(frag_len_left, (unsigned int)WQ_ENET_MAX_DESC_LEN);
  371. dma_addr = pci_map_single(enic->pdev, skb->data + offset,
  372. len, PCI_DMA_TODEVICE);
  373. enic_queue_wq_desc_tso(wq, skb,
  374. dma_addr,
  375. len,
  376. mss, hdr_len,
  377. vlan_tag_insert, vlan_tag,
  378. eop && (len == frag_len_left), loopback);
  379. frag_len_left -= len;
  380. offset += len;
  381. }
  382. if (eop)
  383. return;
  384. /* Queue WQ_ENET_MAX_DESC_LEN length descriptors
  385. * for additional data fragments
  386. */
  387. for (frag = skb_shinfo(skb)->frags; len_left; frag++) {
  388. len_left -= skb_frag_size(frag);
  389. frag_len_left = skb_frag_size(frag);
  390. offset = 0;
  391. while (frag_len_left) {
  392. len = min(frag_len_left,
  393. (unsigned int)WQ_ENET_MAX_DESC_LEN);
  394. dma_addr = skb_frag_dma_map(&enic->pdev->dev, frag,
  395. offset, len,
  396. DMA_TO_DEVICE);
  397. enic_queue_wq_desc_cont(wq, skb,
  398. dma_addr,
  399. len,
  400. (len_left == 0) &&
  401. (len == frag_len_left), /* EOP? */
  402. loopback);
  403. frag_len_left -= len;
  404. offset += len;
  405. }
  406. }
  407. }
  408. static inline void enic_queue_wq_skb(struct enic *enic,
  409. struct vnic_wq *wq, struct sk_buff *skb)
  410. {
  411. unsigned int mss = skb_shinfo(skb)->gso_size;
  412. unsigned int vlan_tag = 0;
  413. int vlan_tag_insert = 0;
  414. int loopback = 0;
  415. if (vlan_tx_tag_present(skb)) {
  416. /* VLAN tag from trunking driver */
  417. vlan_tag_insert = 1;
  418. vlan_tag = vlan_tx_tag_get(skb);
  419. } else if (enic->loop_enable) {
  420. vlan_tag = enic->loop_tag;
  421. loopback = 1;
  422. }
  423. if (mss)
  424. enic_queue_wq_skb_tso(enic, wq, skb, mss,
  425. vlan_tag_insert, vlan_tag, loopback);
  426. else if (skb->ip_summed == CHECKSUM_PARTIAL)
  427. enic_queue_wq_skb_csum_l4(enic, wq, skb,
  428. vlan_tag_insert, vlan_tag, loopback);
  429. else
  430. enic_queue_wq_skb_vlan(enic, wq, skb,
  431. vlan_tag_insert, vlan_tag, loopback);
  432. }
  433. /* netif_tx_lock held, process context with BHs disabled, or BH */
  434. static netdev_tx_t enic_hard_start_xmit(struct sk_buff *skb,
  435. struct net_device *netdev)
  436. {
  437. struct enic *enic = netdev_priv(netdev);
  438. struct vnic_wq *wq = &enic->wq[0];
  439. unsigned long flags;
  440. if (skb->len <= 0) {
  441. dev_kfree_skb(skb);
  442. return NETDEV_TX_OK;
  443. }
  444. /* Non-TSO sends must fit within ENIC_NON_TSO_MAX_DESC descs,
  445. * which is very likely. In the off chance it's going to take
  446. * more than * ENIC_NON_TSO_MAX_DESC, linearize the skb.
  447. */
  448. if (skb_shinfo(skb)->gso_size == 0 &&
  449. skb_shinfo(skb)->nr_frags + 1 > ENIC_NON_TSO_MAX_DESC &&
  450. skb_linearize(skb)) {
  451. dev_kfree_skb(skb);
  452. return NETDEV_TX_OK;
  453. }
  454. spin_lock_irqsave(&enic->wq_lock[0], flags);
  455. if (vnic_wq_desc_avail(wq) <
  456. skb_shinfo(skb)->nr_frags + ENIC_DESC_MAX_SPLITS) {
  457. netif_stop_queue(netdev);
  458. /* This is a hard error, log it */
  459. netdev_err(netdev, "BUG! Tx ring full when queue awake!\n");
  460. spin_unlock_irqrestore(&enic->wq_lock[0], flags);
  461. return NETDEV_TX_BUSY;
  462. }
  463. enic_queue_wq_skb(enic, wq, skb);
  464. if (vnic_wq_desc_avail(wq) < MAX_SKB_FRAGS + ENIC_DESC_MAX_SPLITS)
  465. netif_stop_queue(netdev);
  466. spin_unlock_irqrestore(&enic->wq_lock[0], flags);
  467. return NETDEV_TX_OK;
  468. }
  469. /* dev_base_lock rwlock held, nominally process context */
  470. static struct rtnl_link_stats64 *enic_get_stats(struct net_device *netdev,
  471. struct rtnl_link_stats64 *net_stats)
  472. {
  473. struct enic *enic = netdev_priv(netdev);
  474. struct vnic_stats *stats;
  475. enic_dev_stats_dump(enic, &stats);
  476. net_stats->tx_packets = stats->tx.tx_frames_ok;
  477. net_stats->tx_bytes = stats->tx.tx_bytes_ok;
  478. net_stats->tx_errors = stats->tx.tx_errors;
  479. net_stats->tx_dropped = stats->tx.tx_drops;
  480. net_stats->rx_packets = stats->rx.rx_frames_ok;
  481. net_stats->rx_bytes = stats->rx.rx_bytes_ok;
  482. net_stats->rx_errors = stats->rx.rx_errors;
  483. net_stats->multicast = stats->rx.rx_multicast_frames_ok;
  484. net_stats->rx_over_errors = enic->rq_truncated_pkts;
  485. net_stats->rx_crc_errors = enic->rq_bad_fcs;
  486. net_stats->rx_dropped = stats->rx.rx_no_bufs + stats->rx.rx_drop;
  487. return net_stats;
  488. }
  489. void enic_reset_addr_lists(struct enic *enic)
  490. {
  491. enic->mc_count = 0;
  492. enic->uc_count = 0;
  493. enic->flags = 0;
  494. }
  495. static int enic_set_mac_addr(struct net_device *netdev, char *addr)
  496. {
  497. struct enic *enic = netdev_priv(netdev);
  498. if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic)) {
  499. if (!is_valid_ether_addr(addr) && !is_zero_ether_addr(addr))
  500. return -EADDRNOTAVAIL;
  501. } else {
  502. if (!is_valid_ether_addr(addr))
  503. return -EADDRNOTAVAIL;
  504. }
  505. memcpy(netdev->dev_addr, addr, netdev->addr_len);
  506. return 0;
  507. }
  508. static int enic_set_mac_address_dynamic(struct net_device *netdev, void *p)
  509. {
  510. struct enic *enic = netdev_priv(netdev);
  511. struct sockaddr *saddr = p;
  512. char *addr = saddr->sa_data;
  513. int err;
  514. if (netif_running(enic->netdev)) {
  515. err = enic_dev_del_station_addr(enic);
  516. if (err)
  517. return err;
  518. }
  519. err = enic_set_mac_addr(netdev, addr);
  520. if (err)
  521. return err;
  522. if (netif_running(enic->netdev)) {
  523. err = enic_dev_add_station_addr(enic);
  524. if (err)
  525. return err;
  526. }
  527. return err;
  528. }
  529. static int enic_set_mac_address(struct net_device *netdev, void *p)
  530. {
  531. struct sockaddr *saddr = p;
  532. char *addr = saddr->sa_data;
  533. struct enic *enic = netdev_priv(netdev);
  534. int err;
  535. err = enic_dev_del_station_addr(enic);
  536. if (err)
  537. return err;
  538. err = enic_set_mac_addr(netdev, addr);
  539. if (err)
  540. return err;
  541. return enic_dev_add_station_addr(enic);
  542. }
  543. static void enic_update_multicast_addr_list(struct enic *enic)
  544. {
  545. struct net_device *netdev = enic->netdev;
  546. struct netdev_hw_addr *ha;
  547. unsigned int mc_count = netdev_mc_count(netdev);
  548. u8 mc_addr[ENIC_MULTICAST_PERFECT_FILTERS][ETH_ALEN];
  549. unsigned int i, j;
  550. if (mc_count > ENIC_MULTICAST_PERFECT_FILTERS) {
  551. netdev_warn(netdev, "Registering only %d out of %d "
  552. "multicast addresses\n",
  553. ENIC_MULTICAST_PERFECT_FILTERS, mc_count);
  554. mc_count = ENIC_MULTICAST_PERFECT_FILTERS;
  555. }
  556. /* Is there an easier way? Trying to minimize to
  557. * calls to add/del multicast addrs. We keep the
  558. * addrs from the last call in enic->mc_addr and
  559. * look for changes to add/del.
  560. */
  561. i = 0;
  562. netdev_for_each_mc_addr(ha, netdev) {
  563. if (i == mc_count)
  564. break;
  565. memcpy(mc_addr[i++], ha->addr, ETH_ALEN);
  566. }
  567. for (i = 0; i < enic->mc_count; i++) {
  568. for (j = 0; j < mc_count; j++)
  569. if (ether_addr_equal(enic->mc_addr[i], mc_addr[j]))
  570. break;
  571. if (j == mc_count)
  572. enic_dev_del_addr(enic, enic->mc_addr[i]);
  573. }
  574. for (i = 0; i < mc_count; i++) {
  575. for (j = 0; j < enic->mc_count; j++)
  576. if (ether_addr_equal(mc_addr[i], enic->mc_addr[j]))
  577. break;
  578. if (j == enic->mc_count)
  579. enic_dev_add_addr(enic, mc_addr[i]);
  580. }
  581. /* Save the list to compare against next time
  582. */
  583. for (i = 0; i < mc_count; i++)
  584. memcpy(enic->mc_addr[i], mc_addr[i], ETH_ALEN);
  585. enic->mc_count = mc_count;
  586. }
  587. static void enic_update_unicast_addr_list(struct enic *enic)
  588. {
  589. struct net_device *netdev = enic->netdev;
  590. struct netdev_hw_addr *ha;
  591. unsigned int uc_count = netdev_uc_count(netdev);
  592. u8 uc_addr[ENIC_UNICAST_PERFECT_FILTERS][ETH_ALEN];
  593. unsigned int i, j;
  594. if (uc_count > ENIC_UNICAST_PERFECT_FILTERS) {
  595. netdev_warn(netdev, "Registering only %d out of %d "
  596. "unicast addresses\n",
  597. ENIC_UNICAST_PERFECT_FILTERS, uc_count);
  598. uc_count = ENIC_UNICAST_PERFECT_FILTERS;
  599. }
  600. /* Is there an easier way? Trying to minimize to
  601. * calls to add/del unicast addrs. We keep the
  602. * addrs from the last call in enic->uc_addr and
  603. * look for changes to add/del.
  604. */
  605. i = 0;
  606. netdev_for_each_uc_addr(ha, netdev) {
  607. if (i == uc_count)
  608. break;
  609. memcpy(uc_addr[i++], ha->addr, ETH_ALEN);
  610. }
  611. for (i = 0; i < enic->uc_count; i++) {
  612. for (j = 0; j < uc_count; j++)
  613. if (ether_addr_equal(enic->uc_addr[i], uc_addr[j]))
  614. break;
  615. if (j == uc_count)
  616. enic_dev_del_addr(enic, enic->uc_addr[i]);
  617. }
  618. for (i = 0; i < uc_count; i++) {
  619. for (j = 0; j < enic->uc_count; j++)
  620. if (ether_addr_equal(uc_addr[i], enic->uc_addr[j]))
  621. break;
  622. if (j == enic->uc_count)
  623. enic_dev_add_addr(enic, uc_addr[i]);
  624. }
  625. /* Save the list to compare against next time
  626. */
  627. for (i = 0; i < uc_count; i++)
  628. memcpy(enic->uc_addr[i], uc_addr[i], ETH_ALEN);
  629. enic->uc_count = uc_count;
  630. }
  631. /* netif_tx_lock held, BHs disabled */
  632. static void enic_set_rx_mode(struct net_device *netdev)
  633. {
  634. struct enic *enic = netdev_priv(netdev);
  635. int directed = 1;
  636. int multicast = (netdev->flags & IFF_MULTICAST) ? 1 : 0;
  637. int broadcast = (netdev->flags & IFF_BROADCAST) ? 1 : 0;
  638. int promisc = (netdev->flags & IFF_PROMISC) ||
  639. netdev_uc_count(netdev) > ENIC_UNICAST_PERFECT_FILTERS;
  640. int allmulti = (netdev->flags & IFF_ALLMULTI) ||
  641. netdev_mc_count(netdev) > ENIC_MULTICAST_PERFECT_FILTERS;
  642. unsigned int flags = netdev->flags |
  643. (allmulti ? IFF_ALLMULTI : 0) |
  644. (promisc ? IFF_PROMISC : 0);
  645. if (enic->flags != flags) {
  646. enic->flags = flags;
  647. enic_dev_packet_filter(enic, directed,
  648. multicast, broadcast, promisc, allmulti);
  649. }
  650. if (!promisc) {
  651. enic_update_unicast_addr_list(enic);
  652. if (!allmulti)
  653. enic_update_multicast_addr_list(enic);
  654. }
  655. }
  656. /* netif_tx_lock held, BHs disabled */
  657. static void enic_tx_timeout(struct net_device *netdev)
  658. {
  659. struct enic *enic = netdev_priv(netdev);
  660. schedule_work(&enic->reset);
  661. }
  662. static int enic_set_vf_mac(struct net_device *netdev, int vf, u8 *mac)
  663. {
  664. struct enic *enic = netdev_priv(netdev);
  665. struct enic_port_profile *pp;
  666. int err;
  667. ENIC_PP_BY_INDEX(enic, vf, pp, &err);
  668. if (err)
  669. return err;
  670. if (is_valid_ether_addr(mac) || is_zero_ether_addr(mac)) {
  671. if (vf == PORT_SELF_VF) {
  672. memcpy(pp->vf_mac, mac, ETH_ALEN);
  673. return 0;
  674. } else {
  675. /*
  676. * For sriov vf's set the mac in hw
  677. */
  678. ENIC_DEVCMD_PROXY_BY_INDEX(vf, err, enic,
  679. vnic_dev_set_mac_addr, mac);
  680. return enic_dev_status_to_errno(err);
  681. }
  682. } else
  683. return -EINVAL;
  684. }
  685. static int enic_set_vf_port(struct net_device *netdev, int vf,
  686. struct nlattr *port[])
  687. {
  688. struct enic *enic = netdev_priv(netdev);
  689. struct enic_port_profile prev_pp;
  690. struct enic_port_profile *pp;
  691. int err = 0, restore_pp = 1;
  692. ENIC_PP_BY_INDEX(enic, vf, pp, &err);
  693. if (err)
  694. return err;
  695. if (!port[IFLA_PORT_REQUEST])
  696. return -EOPNOTSUPP;
  697. memcpy(&prev_pp, pp, sizeof(*enic->pp));
  698. memset(pp, 0, sizeof(*enic->pp));
  699. pp->set |= ENIC_SET_REQUEST;
  700. pp->request = nla_get_u8(port[IFLA_PORT_REQUEST]);
  701. if (port[IFLA_PORT_PROFILE]) {
  702. pp->set |= ENIC_SET_NAME;
  703. memcpy(pp->name, nla_data(port[IFLA_PORT_PROFILE]),
  704. PORT_PROFILE_MAX);
  705. }
  706. if (port[IFLA_PORT_INSTANCE_UUID]) {
  707. pp->set |= ENIC_SET_INSTANCE;
  708. memcpy(pp->instance_uuid,
  709. nla_data(port[IFLA_PORT_INSTANCE_UUID]), PORT_UUID_MAX);
  710. }
  711. if (port[IFLA_PORT_HOST_UUID]) {
  712. pp->set |= ENIC_SET_HOST;
  713. memcpy(pp->host_uuid,
  714. nla_data(port[IFLA_PORT_HOST_UUID]), PORT_UUID_MAX);
  715. }
  716. if (vf == PORT_SELF_VF) {
  717. /* Special case handling: mac came from IFLA_VF_MAC */
  718. if (!is_zero_ether_addr(prev_pp.vf_mac))
  719. memcpy(pp->mac_addr, prev_pp.vf_mac, ETH_ALEN);
  720. if (is_zero_ether_addr(netdev->dev_addr))
  721. eth_hw_addr_random(netdev);
  722. } else {
  723. /* SR-IOV VF: get mac from adapter */
  724. ENIC_DEVCMD_PROXY_BY_INDEX(vf, err, enic,
  725. vnic_dev_get_mac_addr, pp->mac_addr);
  726. if (err) {
  727. netdev_err(netdev, "Error getting mac for vf %d\n", vf);
  728. memcpy(pp, &prev_pp, sizeof(*pp));
  729. return enic_dev_status_to_errno(err);
  730. }
  731. }
  732. err = enic_process_set_pp_request(enic, vf, &prev_pp, &restore_pp);
  733. if (err) {
  734. if (restore_pp) {
  735. /* Things are still the way they were: Implicit
  736. * DISASSOCIATE failed
  737. */
  738. memcpy(pp, &prev_pp, sizeof(*pp));
  739. } else {
  740. memset(pp, 0, sizeof(*pp));
  741. if (vf == PORT_SELF_VF)
  742. memset(netdev->dev_addr, 0, ETH_ALEN);
  743. }
  744. } else {
  745. /* Set flag to indicate that the port assoc/disassoc
  746. * request has been sent out to fw
  747. */
  748. pp->set |= ENIC_PORT_REQUEST_APPLIED;
  749. /* If DISASSOCIATE, clean up all assigned/saved macaddresses */
  750. if (pp->request == PORT_REQUEST_DISASSOCIATE) {
  751. memset(pp->mac_addr, 0, ETH_ALEN);
  752. if (vf == PORT_SELF_VF)
  753. memset(netdev->dev_addr, 0, ETH_ALEN);
  754. }
  755. }
  756. if (vf == PORT_SELF_VF)
  757. memset(pp->vf_mac, 0, ETH_ALEN);
  758. return err;
  759. }
  760. static int enic_get_vf_port(struct net_device *netdev, int vf,
  761. struct sk_buff *skb)
  762. {
  763. struct enic *enic = netdev_priv(netdev);
  764. u16 response = PORT_PROFILE_RESPONSE_SUCCESS;
  765. struct enic_port_profile *pp;
  766. int err;
  767. ENIC_PP_BY_INDEX(enic, vf, pp, &err);
  768. if (err)
  769. return err;
  770. if (!(pp->set & ENIC_PORT_REQUEST_APPLIED))
  771. return -ENODATA;
  772. err = enic_process_get_pp_request(enic, vf, pp->request, &response);
  773. if (err)
  774. return err;
  775. if (nla_put_u16(skb, IFLA_PORT_REQUEST, pp->request) ||
  776. nla_put_u16(skb, IFLA_PORT_RESPONSE, response) ||
  777. ((pp->set & ENIC_SET_NAME) &&
  778. nla_put(skb, IFLA_PORT_PROFILE, PORT_PROFILE_MAX, pp->name)) ||
  779. ((pp->set & ENIC_SET_INSTANCE) &&
  780. nla_put(skb, IFLA_PORT_INSTANCE_UUID, PORT_UUID_MAX,
  781. pp->instance_uuid)) ||
  782. ((pp->set & ENIC_SET_HOST) &&
  783. nla_put(skb, IFLA_PORT_HOST_UUID, PORT_UUID_MAX, pp->host_uuid)))
  784. goto nla_put_failure;
  785. return 0;
  786. nla_put_failure:
  787. return -EMSGSIZE;
  788. }
  789. static void enic_free_rq_buf(struct vnic_rq *rq, struct vnic_rq_buf *buf)
  790. {
  791. struct enic *enic = vnic_dev_priv(rq->vdev);
  792. if (!buf->os_buf)
  793. return;
  794. pci_unmap_single(enic->pdev, buf->dma_addr,
  795. buf->len, PCI_DMA_FROMDEVICE);
  796. dev_kfree_skb_any(buf->os_buf);
  797. }
  798. static int enic_rq_alloc_buf(struct vnic_rq *rq)
  799. {
  800. struct enic *enic = vnic_dev_priv(rq->vdev);
  801. struct net_device *netdev = enic->netdev;
  802. struct sk_buff *skb;
  803. unsigned int len = netdev->mtu + VLAN_ETH_HLEN;
  804. unsigned int os_buf_index = 0;
  805. dma_addr_t dma_addr;
  806. skb = netdev_alloc_skb_ip_align(netdev, len);
  807. if (!skb)
  808. return -ENOMEM;
  809. dma_addr = pci_map_single(enic->pdev, skb->data,
  810. len, PCI_DMA_FROMDEVICE);
  811. enic_queue_rq_desc(rq, skb, os_buf_index,
  812. dma_addr, len);
  813. return 0;
  814. }
  815. static void enic_rq_indicate_buf(struct vnic_rq *rq,
  816. struct cq_desc *cq_desc, struct vnic_rq_buf *buf,
  817. int skipped, void *opaque)
  818. {
  819. struct enic *enic = vnic_dev_priv(rq->vdev);
  820. struct net_device *netdev = enic->netdev;
  821. struct sk_buff *skb;
  822. u8 type, color, eop, sop, ingress_port, vlan_stripped;
  823. u8 fcoe, fcoe_sof, fcoe_fc_crc_ok, fcoe_enc_error, fcoe_eof;
  824. u8 tcp_udp_csum_ok, udp, tcp, ipv4_csum_ok;
  825. u8 ipv6, ipv4, ipv4_fragment, fcs_ok, rss_type, csum_not_calc;
  826. u8 packet_error;
  827. u16 q_number, completed_index, bytes_written, vlan_tci, checksum;
  828. u32 rss_hash;
  829. if (skipped)
  830. return;
  831. skb = buf->os_buf;
  832. prefetch(skb->data - NET_IP_ALIGN);
  833. pci_unmap_single(enic->pdev, buf->dma_addr,
  834. buf->len, PCI_DMA_FROMDEVICE);
  835. cq_enet_rq_desc_dec((struct cq_enet_rq_desc *)cq_desc,
  836. &type, &color, &q_number, &completed_index,
  837. &ingress_port, &fcoe, &eop, &sop, &rss_type,
  838. &csum_not_calc, &rss_hash, &bytes_written,
  839. &packet_error, &vlan_stripped, &vlan_tci, &checksum,
  840. &fcoe_sof, &fcoe_fc_crc_ok, &fcoe_enc_error,
  841. &fcoe_eof, &tcp_udp_csum_ok, &udp, &tcp,
  842. &ipv4_csum_ok, &ipv6, &ipv4, &ipv4_fragment,
  843. &fcs_ok);
  844. if (packet_error) {
  845. if (!fcs_ok) {
  846. if (bytes_written > 0)
  847. enic->rq_bad_fcs++;
  848. else if (bytes_written == 0)
  849. enic->rq_truncated_pkts++;
  850. }
  851. dev_kfree_skb_any(skb);
  852. return;
  853. }
  854. if (eop && bytes_written > 0) {
  855. /* Good receive
  856. */
  857. skb_put(skb, bytes_written);
  858. skb->protocol = eth_type_trans(skb, netdev);
  859. if ((netdev->features & NETIF_F_RXCSUM) && !csum_not_calc) {
  860. skb->csum = htons(checksum);
  861. skb->ip_summed = CHECKSUM_COMPLETE;
  862. }
  863. if (vlan_stripped)
  864. __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q), vlan_tci);
  865. if (netdev->features & NETIF_F_GRO)
  866. napi_gro_receive(&enic->napi[q_number], skb);
  867. else
  868. netif_receive_skb(skb);
  869. } else {
  870. /* Buffer overflow
  871. */
  872. dev_kfree_skb_any(skb);
  873. }
  874. }
  875. static int enic_rq_service(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  876. u8 type, u16 q_number, u16 completed_index, void *opaque)
  877. {
  878. struct enic *enic = vnic_dev_priv(vdev);
  879. vnic_rq_service(&enic->rq[q_number], cq_desc,
  880. completed_index, VNIC_RQ_RETURN_DESC,
  881. enic_rq_indicate_buf, opaque);
  882. return 0;
  883. }
  884. static int enic_poll(struct napi_struct *napi, int budget)
  885. {
  886. struct net_device *netdev = napi->dev;
  887. struct enic *enic = netdev_priv(netdev);
  888. unsigned int cq_rq = enic_cq_rq(enic, 0);
  889. unsigned int cq_wq = enic_cq_wq(enic, 0);
  890. unsigned int intr = enic_legacy_io_intr();
  891. unsigned int rq_work_to_do = budget;
  892. unsigned int wq_work_to_do = -1; /* no limit */
  893. unsigned int work_done, rq_work_done, wq_work_done;
  894. int err;
  895. /* Service RQ (first) and WQ
  896. */
  897. rq_work_done = vnic_cq_service(&enic->cq[cq_rq],
  898. rq_work_to_do, enic_rq_service, NULL);
  899. wq_work_done = vnic_cq_service(&enic->cq[cq_wq],
  900. wq_work_to_do, enic_wq_service, NULL);
  901. /* Accumulate intr event credits for this polling
  902. * cycle. An intr event is the completion of a
  903. * a WQ or RQ packet.
  904. */
  905. work_done = rq_work_done + wq_work_done;
  906. if (work_done > 0)
  907. vnic_intr_return_credits(&enic->intr[intr],
  908. work_done,
  909. 0 /* don't unmask intr */,
  910. 0 /* don't reset intr timer */);
  911. err = vnic_rq_fill(&enic->rq[0], enic_rq_alloc_buf);
  912. /* Buffer allocation failed. Stay in polling
  913. * mode so we can try to fill the ring again.
  914. */
  915. if (err)
  916. rq_work_done = rq_work_to_do;
  917. if (rq_work_done < rq_work_to_do) {
  918. /* Some work done, but not enough to stay in polling,
  919. * exit polling
  920. */
  921. napi_complete(napi);
  922. vnic_intr_unmask(&enic->intr[intr]);
  923. }
  924. return rq_work_done;
  925. }
  926. static int enic_poll_msix(struct napi_struct *napi, int budget)
  927. {
  928. struct net_device *netdev = napi->dev;
  929. struct enic *enic = netdev_priv(netdev);
  930. unsigned int rq = (napi - &enic->napi[0]);
  931. unsigned int cq = enic_cq_rq(enic, rq);
  932. unsigned int intr = enic_msix_rq_intr(enic, rq);
  933. unsigned int work_to_do = budget;
  934. unsigned int work_done;
  935. int err;
  936. /* Service RQ
  937. */
  938. work_done = vnic_cq_service(&enic->cq[cq],
  939. work_to_do, enic_rq_service, NULL);
  940. /* Return intr event credits for this polling
  941. * cycle. An intr event is the completion of a
  942. * RQ packet.
  943. */
  944. if (work_done > 0)
  945. vnic_intr_return_credits(&enic->intr[intr],
  946. work_done,
  947. 0 /* don't unmask intr */,
  948. 0 /* don't reset intr timer */);
  949. err = vnic_rq_fill(&enic->rq[rq], enic_rq_alloc_buf);
  950. /* Buffer allocation failed. Stay in polling mode
  951. * so we can try to fill the ring again.
  952. */
  953. if (err)
  954. work_done = work_to_do;
  955. if (work_done < work_to_do) {
  956. /* Some work done, but not enough to stay in polling,
  957. * exit polling
  958. */
  959. napi_complete(napi);
  960. vnic_intr_unmask(&enic->intr[intr]);
  961. }
  962. return work_done;
  963. }
  964. static void enic_notify_timer(unsigned long data)
  965. {
  966. struct enic *enic = (struct enic *)data;
  967. enic_notify_check(enic);
  968. mod_timer(&enic->notify_timer,
  969. round_jiffies(jiffies + ENIC_NOTIFY_TIMER_PERIOD));
  970. }
  971. static void enic_free_intr(struct enic *enic)
  972. {
  973. struct net_device *netdev = enic->netdev;
  974. unsigned int i;
  975. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  976. case VNIC_DEV_INTR_MODE_INTX:
  977. free_irq(enic->pdev->irq, netdev);
  978. break;
  979. case VNIC_DEV_INTR_MODE_MSI:
  980. free_irq(enic->pdev->irq, enic);
  981. break;
  982. case VNIC_DEV_INTR_MODE_MSIX:
  983. for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
  984. if (enic->msix[i].requested)
  985. free_irq(enic->msix_entry[i].vector,
  986. enic->msix[i].devid);
  987. break;
  988. default:
  989. break;
  990. }
  991. }
  992. static int enic_request_intr(struct enic *enic)
  993. {
  994. struct net_device *netdev = enic->netdev;
  995. unsigned int i, intr;
  996. int err = 0;
  997. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  998. case VNIC_DEV_INTR_MODE_INTX:
  999. err = request_irq(enic->pdev->irq, enic_isr_legacy,
  1000. IRQF_SHARED, netdev->name, netdev);
  1001. break;
  1002. case VNIC_DEV_INTR_MODE_MSI:
  1003. err = request_irq(enic->pdev->irq, enic_isr_msi,
  1004. 0, netdev->name, enic);
  1005. break;
  1006. case VNIC_DEV_INTR_MODE_MSIX:
  1007. for (i = 0; i < enic->rq_count; i++) {
  1008. intr = enic_msix_rq_intr(enic, i);
  1009. snprintf(enic->msix[intr].devname,
  1010. sizeof(enic->msix[intr].devname),
  1011. "%.11s-rx-%d", netdev->name, i);
  1012. enic->msix[intr].isr = enic_isr_msix_rq;
  1013. enic->msix[intr].devid = &enic->napi[i];
  1014. }
  1015. for (i = 0; i < enic->wq_count; i++) {
  1016. intr = enic_msix_wq_intr(enic, i);
  1017. snprintf(enic->msix[intr].devname,
  1018. sizeof(enic->msix[intr].devname),
  1019. "%.11s-tx-%d", netdev->name, i);
  1020. enic->msix[intr].isr = enic_isr_msix_wq;
  1021. enic->msix[intr].devid = enic;
  1022. }
  1023. intr = enic_msix_err_intr(enic);
  1024. snprintf(enic->msix[intr].devname,
  1025. sizeof(enic->msix[intr].devname),
  1026. "%.11s-err", netdev->name);
  1027. enic->msix[intr].isr = enic_isr_msix_err;
  1028. enic->msix[intr].devid = enic;
  1029. intr = enic_msix_notify_intr(enic);
  1030. snprintf(enic->msix[intr].devname,
  1031. sizeof(enic->msix[intr].devname),
  1032. "%.11s-notify", netdev->name);
  1033. enic->msix[intr].isr = enic_isr_msix_notify;
  1034. enic->msix[intr].devid = enic;
  1035. for (i = 0; i < ARRAY_SIZE(enic->msix); i++)
  1036. enic->msix[i].requested = 0;
  1037. for (i = 0; i < enic->intr_count; i++) {
  1038. err = request_irq(enic->msix_entry[i].vector,
  1039. enic->msix[i].isr, 0,
  1040. enic->msix[i].devname,
  1041. enic->msix[i].devid);
  1042. if (err) {
  1043. enic_free_intr(enic);
  1044. break;
  1045. }
  1046. enic->msix[i].requested = 1;
  1047. }
  1048. break;
  1049. default:
  1050. break;
  1051. }
  1052. return err;
  1053. }
  1054. static void enic_synchronize_irqs(struct enic *enic)
  1055. {
  1056. unsigned int i;
  1057. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1058. case VNIC_DEV_INTR_MODE_INTX:
  1059. case VNIC_DEV_INTR_MODE_MSI:
  1060. synchronize_irq(enic->pdev->irq);
  1061. break;
  1062. case VNIC_DEV_INTR_MODE_MSIX:
  1063. for (i = 0; i < enic->intr_count; i++)
  1064. synchronize_irq(enic->msix_entry[i].vector);
  1065. break;
  1066. default:
  1067. break;
  1068. }
  1069. }
  1070. static int enic_dev_notify_set(struct enic *enic)
  1071. {
  1072. int err;
  1073. spin_lock(&enic->devcmd_lock);
  1074. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1075. case VNIC_DEV_INTR_MODE_INTX:
  1076. err = vnic_dev_notify_set(enic->vdev,
  1077. enic_legacy_notify_intr());
  1078. break;
  1079. case VNIC_DEV_INTR_MODE_MSIX:
  1080. err = vnic_dev_notify_set(enic->vdev,
  1081. enic_msix_notify_intr(enic));
  1082. break;
  1083. default:
  1084. err = vnic_dev_notify_set(enic->vdev, -1 /* no intr */);
  1085. break;
  1086. }
  1087. spin_unlock(&enic->devcmd_lock);
  1088. return err;
  1089. }
  1090. static void enic_notify_timer_start(struct enic *enic)
  1091. {
  1092. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1093. case VNIC_DEV_INTR_MODE_MSI:
  1094. mod_timer(&enic->notify_timer, jiffies);
  1095. break;
  1096. default:
  1097. /* Using intr for notification for INTx/MSI-X */
  1098. break;
  1099. }
  1100. }
  1101. /* rtnl lock is held, process context */
  1102. static int enic_open(struct net_device *netdev)
  1103. {
  1104. struct enic *enic = netdev_priv(netdev);
  1105. unsigned int i;
  1106. int err;
  1107. err = enic_request_intr(enic);
  1108. if (err) {
  1109. netdev_err(netdev, "Unable to request irq.\n");
  1110. return err;
  1111. }
  1112. err = enic_dev_notify_set(enic);
  1113. if (err) {
  1114. netdev_err(netdev,
  1115. "Failed to alloc notify buffer, aborting.\n");
  1116. goto err_out_free_intr;
  1117. }
  1118. for (i = 0; i < enic->rq_count; i++) {
  1119. vnic_rq_fill(&enic->rq[i], enic_rq_alloc_buf);
  1120. /* Need at least one buffer on ring to get going */
  1121. if (vnic_rq_desc_used(&enic->rq[i]) == 0) {
  1122. netdev_err(netdev, "Unable to alloc receive buffers\n");
  1123. err = -ENOMEM;
  1124. goto err_out_notify_unset;
  1125. }
  1126. }
  1127. for (i = 0; i < enic->wq_count; i++)
  1128. vnic_wq_enable(&enic->wq[i]);
  1129. for (i = 0; i < enic->rq_count; i++)
  1130. vnic_rq_enable(&enic->rq[i]);
  1131. if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
  1132. enic_dev_add_station_addr(enic);
  1133. enic_set_rx_mode(netdev);
  1134. netif_wake_queue(netdev);
  1135. for (i = 0; i < enic->rq_count; i++)
  1136. napi_enable(&enic->napi[i]);
  1137. enic_dev_enable(enic);
  1138. for (i = 0; i < enic->intr_count; i++)
  1139. vnic_intr_unmask(&enic->intr[i]);
  1140. enic_notify_timer_start(enic);
  1141. return 0;
  1142. err_out_notify_unset:
  1143. enic_dev_notify_unset(enic);
  1144. err_out_free_intr:
  1145. enic_free_intr(enic);
  1146. return err;
  1147. }
  1148. /* rtnl lock is held, process context */
  1149. static int enic_stop(struct net_device *netdev)
  1150. {
  1151. struct enic *enic = netdev_priv(netdev);
  1152. unsigned int i;
  1153. int err;
  1154. for (i = 0; i < enic->intr_count; i++) {
  1155. vnic_intr_mask(&enic->intr[i]);
  1156. (void)vnic_intr_masked(&enic->intr[i]); /* flush write */
  1157. }
  1158. enic_synchronize_irqs(enic);
  1159. del_timer_sync(&enic->notify_timer);
  1160. enic_dev_disable(enic);
  1161. for (i = 0; i < enic->rq_count; i++)
  1162. napi_disable(&enic->napi[i]);
  1163. netif_carrier_off(netdev);
  1164. netif_tx_disable(netdev);
  1165. if (!enic_is_dynamic(enic) && !enic_is_sriov_vf(enic))
  1166. enic_dev_del_station_addr(enic);
  1167. for (i = 0; i < enic->wq_count; i++) {
  1168. err = vnic_wq_disable(&enic->wq[i]);
  1169. if (err)
  1170. return err;
  1171. }
  1172. for (i = 0; i < enic->rq_count; i++) {
  1173. err = vnic_rq_disable(&enic->rq[i]);
  1174. if (err)
  1175. return err;
  1176. }
  1177. enic_dev_notify_unset(enic);
  1178. enic_free_intr(enic);
  1179. for (i = 0; i < enic->wq_count; i++)
  1180. vnic_wq_clean(&enic->wq[i], enic_free_wq_buf);
  1181. for (i = 0; i < enic->rq_count; i++)
  1182. vnic_rq_clean(&enic->rq[i], enic_free_rq_buf);
  1183. for (i = 0; i < enic->cq_count; i++)
  1184. vnic_cq_clean(&enic->cq[i]);
  1185. for (i = 0; i < enic->intr_count; i++)
  1186. vnic_intr_clean(&enic->intr[i]);
  1187. return 0;
  1188. }
  1189. static int enic_change_mtu(struct net_device *netdev, int new_mtu)
  1190. {
  1191. struct enic *enic = netdev_priv(netdev);
  1192. int running = netif_running(netdev);
  1193. if (new_mtu < ENIC_MIN_MTU || new_mtu > ENIC_MAX_MTU)
  1194. return -EINVAL;
  1195. if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
  1196. return -EOPNOTSUPP;
  1197. if (running)
  1198. enic_stop(netdev);
  1199. netdev->mtu = new_mtu;
  1200. if (netdev->mtu > enic->port_mtu)
  1201. netdev_warn(netdev,
  1202. "interface MTU (%d) set higher than port MTU (%d)\n",
  1203. netdev->mtu, enic->port_mtu);
  1204. if (running)
  1205. enic_open(netdev);
  1206. return 0;
  1207. }
  1208. static void enic_change_mtu_work(struct work_struct *work)
  1209. {
  1210. struct enic *enic = container_of(work, struct enic, change_mtu_work);
  1211. struct net_device *netdev = enic->netdev;
  1212. int new_mtu = vnic_dev_mtu(enic->vdev);
  1213. int err;
  1214. unsigned int i;
  1215. new_mtu = max_t(int, ENIC_MIN_MTU, min_t(int, ENIC_MAX_MTU, new_mtu));
  1216. rtnl_lock();
  1217. /* Stop RQ */
  1218. del_timer_sync(&enic->notify_timer);
  1219. for (i = 0; i < enic->rq_count; i++)
  1220. napi_disable(&enic->napi[i]);
  1221. vnic_intr_mask(&enic->intr[0]);
  1222. enic_synchronize_irqs(enic);
  1223. err = vnic_rq_disable(&enic->rq[0]);
  1224. if (err) {
  1225. rtnl_unlock();
  1226. netdev_err(netdev, "Unable to disable RQ.\n");
  1227. return;
  1228. }
  1229. vnic_rq_clean(&enic->rq[0], enic_free_rq_buf);
  1230. vnic_cq_clean(&enic->cq[0]);
  1231. vnic_intr_clean(&enic->intr[0]);
  1232. /* Fill RQ with new_mtu-sized buffers */
  1233. netdev->mtu = new_mtu;
  1234. vnic_rq_fill(&enic->rq[0], enic_rq_alloc_buf);
  1235. /* Need at least one buffer on ring to get going */
  1236. if (vnic_rq_desc_used(&enic->rq[0]) == 0) {
  1237. rtnl_unlock();
  1238. netdev_err(netdev, "Unable to alloc receive buffers.\n");
  1239. return;
  1240. }
  1241. /* Start RQ */
  1242. vnic_rq_enable(&enic->rq[0]);
  1243. napi_enable(&enic->napi[0]);
  1244. vnic_intr_unmask(&enic->intr[0]);
  1245. enic_notify_timer_start(enic);
  1246. rtnl_unlock();
  1247. netdev_info(netdev, "interface MTU set as %d\n", netdev->mtu);
  1248. }
  1249. #ifdef CONFIG_NET_POLL_CONTROLLER
  1250. static void enic_poll_controller(struct net_device *netdev)
  1251. {
  1252. struct enic *enic = netdev_priv(netdev);
  1253. struct vnic_dev *vdev = enic->vdev;
  1254. unsigned int i, intr;
  1255. switch (vnic_dev_get_intr_mode(vdev)) {
  1256. case VNIC_DEV_INTR_MODE_MSIX:
  1257. for (i = 0; i < enic->rq_count; i++) {
  1258. intr = enic_msix_rq_intr(enic, i);
  1259. enic_isr_msix_rq(enic->msix_entry[intr].vector,
  1260. &enic->napi[i]);
  1261. }
  1262. for (i = 0; i < enic->wq_count; i++) {
  1263. intr = enic_msix_wq_intr(enic, i);
  1264. enic_isr_msix_wq(enic->msix_entry[intr].vector, enic);
  1265. }
  1266. break;
  1267. case VNIC_DEV_INTR_MODE_MSI:
  1268. enic_isr_msi(enic->pdev->irq, enic);
  1269. break;
  1270. case VNIC_DEV_INTR_MODE_INTX:
  1271. enic_isr_legacy(enic->pdev->irq, netdev);
  1272. break;
  1273. default:
  1274. break;
  1275. }
  1276. }
  1277. #endif
  1278. static int enic_dev_wait(struct vnic_dev *vdev,
  1279. int (*start)(struct vnic_dev *, int),
  1280. int (*finished)(struct vnic_dev *, int *),
  1281. int arg)
  1282. {
  1283. unsigned long time;
  1284. int done;
  1285. int err;
  1286. BUG_ON(in_interrupt());
  1287. err = start(vdev, arg);
  1288. if (err)
  1289. return err;
  1290. /* Wait for func to complete...2 seconds max
  1291. */
  1292. time = jiffies + (HZ * 2);
  1293. do {
  1294. err = finished(vdev, &done);
  1295. if (err)
  1296. return err;
  1297. if (done)
  1298. return 0;
  1299. schedule_timeout_uninterruptible(HZ / 10);
  1300. } while (time_after(time, jiffies));
  1301. return -ETIMEDOUT;
  1302. }
  1303. static int enic_dev_open(struct enic *enic)
  1304. {
  1305. int err;
  1306. err = enic_dev_wait(enic->vdev, vnic_dev_open,
  1307. vnic_dev_open_done, 0);
  1308. if (err)
  1309. dev_err(enic_get_dev(enic), "vNIC device open failed, err %d\n",
  1310. err);
  1311. return err;
  1312. }
  1313. static int enic_dev_hang_reset(struct enic *enic)
  1314. {
  1315. int err;
  1316. err = enic_dev_wait(enic->vdev, vnic_dev_hang_reset,
  1317. vnic_dev_hang_reset_done, 0);
  1318. if (err)
  1319. netdev_err(enic->netdev, "vNIC hang reset failed, err %d\n",
  1320. err);
  1321. return err;
  1322. }
  1323. static int enic_set_rsskey(struct enic *enic)
  1324. {
  1325. dma_addr_t rss_key_buf_pa;
  1326. union vnic_rss_key *rss_key_buf_va = NULL;
  1327. union vnic_rss_key rss_key = {
  1328. .key[0].b = {85, 67, 83, 97, 119, 101, 115, 111, 109, 101},
  1329. .key[1].b = {80, 65, 76, 79, 117, 110, 105, 113, 117, 101},
  1330. .key[2].b = {76, 73, 78, 85, 88, 114, 111, 99, 107, 115},
  1331. .key[3].b = {69, 78, 73, 67, 105, 115, 99, 111, 111, 108},
  1332. };
  1333. int err;
  1334. rss_key_buf_va = pci_alloc_consistent(enic->pdev,
  1335. sizeof(union vnic_rss_key), &rss_key_buf_pa);
  1336. if (!rss_key_buf_va)
  1337. return -ENOMEM;
  1338. memcpy(rss_key_buf_va, &rss_key, sizeof(union vnic_rss_key));
  1339. spin_lock(&enic->devcmd_lock);
  1340. err = enic_set_rss_key(enic,
  1341. rss_key_buf_pa,
  1342. sizeof(union vnic_rss_key));
  1343. spin_unlock(&enic->devcmd_lock);
  1344. pci_free_consistent(enic->pdev, sizeof(union vnic_rss_key),
  1345. rss_key_buf_va, rss_key_buf_pa);
  1346. return err;
  1347. }
  1348. static int enic_set_rsscpu(struct enic *enic, u8 rss_hash_bits)
  1349. {
  1350. dma_addr_t rss_cpu_buf_pa;
  1351. union vnic_rss_cpu *rss_cpu_buf_va = NULL;
  1352. unsigned int i;
  1353. int err;
  1354. rss_cpu_buf_va = pci_alloc_consistent(enic->pdev,
  1355. sizeof(union vnic_rss_cpu), &rss_cpu_buf_pa);
  1356. if (!rss_cpu_buf_va)
  1357. return -ENOMEM;
  1358. for (i = 0; i < (1 << rss_hash_bits); i++)
  1359. (*rss_cpu_buf_va).cpu[i/4].b[i%4] = i % enic->rq_count;
  1360. spin_lock(&enic->devcmd_lock);
  1361. err = enic_set_rss_cpu(enic,
  1362. rss_cpu_buf_pa,
  1363. sizeof(union vnic_rss_cpu));
  1364. spin_unlock(&enic->devcmd_lock);
  1365. pci_free_consistent(enic->pdev, sizeof(union vnic_rss_cpu),
  1366. rss_cpu_buf_va, rss_cpu_buf_pa);
  1367. return err;
  1368. }
  1369. static int enic_set_niccfg(struct enic *enic, u8 rss_default_cpu,
  1370. u8 rss_hash_type, u8 rss_hash_bits, u8 rss_base_cpu, u8 rss_enable)
  1371. {
  1372. const u8 tso_ipid_split_en = 0;
  1373. const u8 ig_vlan_strip_en = 1;
  1374. int err;
  1375. /* Enable VLAN tag stripping.
  1376. */
  1377. spin_lock(&enic->devcmd_lock);
  1378. err = enic_set_nic_cfg(enic,
  1379. rss_default_cpu, rss_hash_type,
  1380. rss_hash_bits, rss_base_cpu,
  1381. rss_enable, tso_ipid_split_en,
  1382. ig_vlan_strip_en);
  1383. spin_unlock(&enic->devcmd_lock);
  1384. return err;
  1385. }
  1386. static int enic_set_rss_nic_cfg(struct enic *enic)
  1387. {
  1388. struct device *dev = enic_get_dev(enic);
  1389. const u8 rss_default_cpu = 0;
  1390. const u8 rss_hash_type = NIC_CFG_RSS_HASH_TYPE_IPV4 |
  1391. NIC_CFG_RSS_HASH_TYPE_TCP_IPV4 |
  1392. NIC_CFG_RSS_HASH_TYPE_IPV6 |
  1393. NIC_CFG_RSS_HASH_TYPE_TCP_IPV6;
  1394. const u8 rss_hash_bits = 7;
  1395. const u8 rss_base_cpu = 0;
  1396. u8 rss_enable = ENIC_SETTING(enic, RSS) && (enic->rq_count > 1);
  1397. if (rss_enable) {
  1398. if (!enic_set_rsskey(enic)) {
  1399. if (enic_set_rsscpu(enic, rss_hash_bits)) {
  1400. rss_enable = 0;
  1401. dev_warn(dev, "RSS disabled, "
  1402. "Failed to set RSS cpu indirection table.");
  1403. }
  1404. } else {
  1405. rss_enable = 0;
  1406. dev_warn(dev, "RSS disabled, Failed to set RSS key.\n");
  1407. }
  1408. }
  1409. return enic_set_niccfg(enic, rss_default_cpu, rss_hash_type,
  1410. rss_hash_bits, rss_base_cpu, rss_enable);
  1411. }
  1412. static void enic_reset(struct work_struct *work)
  1413. {
  1414. struct enic *enic = container_of(work, struct enic, reset);
  1415. if (!netif_running(enic->netdev))
  1416. return;
  1417. rtnl_lock();
  1418. enic_dev_hang_notify(enic);
  1419. enic_stop(enic->netdev);
  1420. enic_dev_hang_reset(enic);
  1421. enic_reset_addr_lists(enic);
  1422. enic_init_vnic_resources(enic);
  1423. enic_set_rss_nic_cfg(enic);
  1424. enic_dev_set_ig_vlan_rewrite_mode(enic);
  1425. enic_open(enic->netdev);
  1426. rtnl_unlock();
  1427. }
  1428. static int enic_set_intr_mode(struct enic *enic)
  1429. {
  1430. unsigned int n = min_t(unsigned int, enic->rq_count, ENIC_RQ_MAX);
  1431. unsigned int m = min_t(unsigned int, enic->wq_count, ENIC_WQ_MAX);
  1432. unsigned int i;
  1433. /* Set interrupt mode (INTx, MSI, MSI-X) depending
  1434. * on system capabilities.
  1435. *
  1436. * Try MSI-X first
  1437. *
  1438. * We need n RQs, m WQs, n+m CQs, and n+m+2 INTRs
  1439. * (the second to last INTR is used for WQ/RQ errors)
  1440. * (the last INTR is used for notifications)
  1441. */
  1442. BUG_ON(ARRAY_SIZE(enic->msix_entry) < n + m + 2);
  1443. for (i = 0; i < n + m + 2; i++)
  1444. enic->msix_entry[i].entry = i;
  1445. /* Use multiple RQs if RSS is enabled
  1446. */
  1447. if (ENIC_SETTING(enic, RSS) &&
  1448. enic->config.intr_mode < 1 &&
  1449. enic->rq_count >= n &&
  1450. enic->wq_count >= m &&
  1451. enic->cq_count >= n + m &&
  1452. enic->intr_count >= n + m + 2) {
  1453. if (!pci_enable_msix(enic->pdev, enic->msix_entry, n + m + 2)) {
  1454. enic->rq_count = n;
  1455. enic->wq_count = m;
  1456. enic->cq_count = n + m;
  1457. enic->intr_count = n + m + 2;
  1458. vnic_dev_set_intr_mode(enic->vdev,
  1459. VNIC_DEV_INTR_MODE_MSIX);
  1460. return 0;
  1461. }
  1462. }
  1463. if (enic->config.intr_mode < 1 &&
  1464. enic->rq_count >= 1 &&
  1465. enic->wq_count >= m &&
  1466. enic->cq_count >= 1 + m &&
  1467. enic->intr_count >= 1 + m + 2) {
  1468. if (!pci_enable_msix(enic->pdev, enic->msix_entry, 1 + m + 2)) {
  1469. enic->rq_count = 1;
  1470. enic->wq_count = m;
  1471. enic->cq_count = 1 + m;
  1472. enic->intr_count = 1 + m + 2;
  1473. vnic_dev_set_intr_mode(enic->vdev,
  1474. VNIC_DEV_INTR_MODE_MSIX);
  1475. return 0;
  1476. }
  1477. }
  1478. /* Next try MSI
  1479. *
  1480. * We need 1 RQ, 1 WQ, 2 CQs, and 1 INTR
  1481. */
  1482. if (enic->config.intr_mode < 2 &&
  1483. enic->rq_count >= 1 &&
  1484. enic->wq_count >= 1 &&
  1485. enic->cq_count >= 2 &&
  1486. enic->intr_count >= 1 &&
  1487. !pci_enable_msi(enic->pdev)) {
  1488. enic->rq_count = 1;
  1489. enic->wq_count = 1;
  1490. enic->cq_count = 2;
  1491. enic->intr_count = 1;
  1492. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_MSI);
  1493. return 0;
  1494. }
  1495. /* Next try INTx
  1496. *
  1497. * We need 1 RQ, 1 WQ, 2 CQs, and 3 INTRs
  1498. * (the first INTR is used for WQ/RQ)
  1499. * (the second INTR is used for WQ/RQ errors)
  1500. * (the last INTR is used for notifications)
  1501. */
  1502. if (enic->config.intr_mode < 3 &&
  1503. enic->rq_count >= 1 &&
  1504. enic->wq_count >= 1 &&
  1505. enic->cq_count >= 2 &&
  1506. enic->intr_count >= 3) {
  1507. enic->rq_count = 1;
  1508. enic->wq_count = 1;
  1509. enic->cq_count = 2;
  1510. enic->intr_count = 3;
  1511. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_INTX);
  1512. return 0;
  1513. }
  1514. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  1515. return -EINVAL;
  1516. }
  1517. static void enic_clear_intr_mode(struct enic *enic)
  1518. {
  1519. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1520. case VNIC_DEV_INTR_MODE_MSIX:
  1521. pci_disable_msix(enic->pdev);
  1522. break;
  1523. case VNIC_DEV_INTR_MODE_MSI:
  1524. pci_disable_msi(enic->pdev);
  1525. break;
  1526. default:
  1527. break;
  1528. }
  1529. vnic_dev_set_intr_mode(enic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  1530. }
  1531. static const struct net_device_ops enic_netdev_dynamic_ops = {
  1532. .ndo_open = enic_open,
  1533. .ndo_stop = enic_stop,
  1534. .ndo_start_xmit = enic_hard_start_xmit,
  1535. .ndo_get_stats64 = enic_get_stats,
  1536. .ndo_validate_addr = eth_validate_addr,
  1537. .ndo_set_rx_mode = enic_set_rx_mode,
  1538. .ndo_set_mac_address = enic_set_mac_address_dynamic,
  1539. .ndo_change_mtu = enic_change_mtu,
  1540. .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
  1541. .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
  1542. .ndo_tx_timeout = enic_tx_timeout,
  1543. .ndo_set_vf_port = enic_set_vf_port,
  1544. .ndo_get_vf_port = enic_get_vf_port,
  1545. .ndo_set_vf_mac = enic_set_vf_mac,
  1546. #ifdef CONFIG_NET_POLL_CONTROLLER
  1547. .ndo_poll_controller = enic_poll_controller,
  1548. #endif
  1549. };
  1550. static const struct net_device_ops enic_netdev_ops = {
  1551. .ndo_open = enic_open,
  1552. .ndo_stop = enic_stop,
  1553. .ndo_start_xmit = enic_hard_start_xmit,
  1554. .ndo_get_stats64 = enic_get_stats,
  1555. .ndo_validate_addr = eth_validate_addr,
  1556. .ndo_set_mac_address = enic_set_mac_address,
  1557. .ndo_set_rx_mode = enic_set_rx_mode,
  1558. .ndo_change_mtu = enic_change_mtu,
  1559. .ndo_vlan_rx_add_vid = enic_vlan_rx_add_vid,
  1560. .ndo_vlan_rx_kill_vid = enic_vlan_rx_kill_vid,
  1561. .ndo_tx_timeout = enic_tx_timeout,
  1562. .ndo_set_vf_port = enic_set_vf_port,
  1563. .ndo_get_vf_port = enic_get_vf_port,
  1564. .ndo_set_vf_mac = enic_set_vf_mac,
  1565. #ifdef CONFIG_NET_POLL_CONTROLLER
  1566. .ndo_poll_controller = enic_poll_controller,
  1567. #endif
  1568. };
  1569. static void enic_dev_deinit(struct enic *enic)
  1570. {
  1571. unsigned int i;
  1572. for (i = 0; i < enic->rq_count; i++)
  1573. netif_napi_del(&enic->napi[i]);
  1574. enic_free_vnic_resources(enic);
  1575. enic_clear_intr_mode(enic);
  1576. }
  1577. static int enic_dev_init(struct enic *enic)
  1578. {
  1579. struct device *dev = enic_get_dev(enic);
  1580. struct net_device *netdev = enic->netdev;
  1581. unsigned int i;
  1582. int err;
  1583. /* Get interrupt coalesce timer info */
  1584. err = enic_dev_intr_coal_timer_info(enic);
  1585. if (err) {
  1586. dev_warn(dev, "Using default conversion factor for "
  1587. "interrupt coalesce timer\n");
  1588. vnic_dev_intr_coal_timer_info_default(enic->vdev);
  1589. }
  1590. /* Get vNIC configuration
  1591. */
  1592. err = enic_get_vnic_config(enic);
  1593. if (err) {
  1594. dev_err(dev, "Get vNIC configuration failed, aborting\n");
  1595. return err;
  1596. }
  1597. /* Get available resource counts
  1598. */
  1599. enic_get_res_counts(enic);
  1600. /* Set interrupt mode based on resource counts and system
  1601. * capabilities
  1602. */
  1603. err = enic_set_intr_mode(enic);
  1604. if (err) {
  1605. dev_err(dev, "Failed to set intr mode based on resource "
  1606. "counts and system capabilities, aborting\n");
  1607. return err;
  1608. }
  1609. /* Allocate and configure vNIC resources
  1610. */
  1611. err = enic_alloc_vnic_resources(enic);
  1612. if (err) {
  1613. dev_err(dev, "Failed to alloc vNIC resources, aborting\n");
  1614. goto err_out_free_vnic_resources;
  1615. }
  1616. enic_init_vnic_resources(enic);
  1617. err = enic_set_rss_nic_cfg(enic);
  1618. if (err) {
  1619. dev_err(dev, "Failed to config nic, aborting\n");
  1620. goto err_out_free_vnic_resources;
  1621. }
  1622. switch (vnic_dev_get_intr_mode(enic->vdev)) {
  1623. default:
  1624. netif_napi_add(netdev, &enic->napi[0], enic_poll, 64);
  1625. break;
  1626. case VNIC_DEV_INTR_MODE_MSIX:
  1627. for (i = 0; i < enic->rq_count; i++)
  1628. netif_napi_add(netdev, &enic->napi[i],
  1629. enic_poll_msix, 64);
  1630. break;
  1631. }
  1632. return 0;
  1633. err_out_free_vnic_resources:
  1634. enic_clear_intr_mode(enic);
  1635. enic_free_vnic_resources(enic);
  1636. return err;
  1637. }
  1638. static void enic_iounmap(struct enic *enic)
  1639. {
  1640. unsigned int i;
  1641. for (i = 0; i < ARRAY_SIZE(enic->bar); i++)
  1642. if (enic->bar[i].vaddr)
  1643. iounmap(enic->bar[i].vaddr);
  1644. }
  1645. static int enic_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  1646. {
  1647. struct device *dev = &pdev->dev;
  1648. struct net_device *netdev;
  1649. struct enic *enic;
  1650. int using_dac = 0;
  1651. unsigned int i;
  1652. int err;
  1653. #ifdef CONFIG_PCI_IOV
  1654. int pos = 0;
  1655. #endif
  1656. int num_pps = 1;
  1657. /* Allocate net device structure and initialize. Private
  1658. * instance data is initialized to zero.
  1659. */
  1660. netdev = alloc_etherdev(sizeof(struct enic));
  1661. if (!netdev)
  1662. return -ENOMEM;
  1663. pci_set_drvdata(pdev, netdev);
  1664. SET_NETDEV_DEV(netdev, &pdev->dev);
  1665. enic = netdev_priv(netdev);
  1666. enic->netdev = netdev;
  1667. enic->pdev = pdev;
  1668. /* Setup PCI resources
  1669. */
  1670. err = pci_enable_device_mem(pdev);
  1671. if (err) {
  1672. dev_err(dev, "Cannot enable PCI device, aborting\n");
  1673. goto err_out_free_netdev;
  1674. }
  1675. err = pci_request_regions(pdev, DRV_NAME);
  1676. if (err) {
  1677. dev_err(dev, "Cannot request PCI regions, aborting\n");
  1678. goto err_out_disable_device;
  1679. }
  1680. pci_set_master(pdev);
  1681. /* Query PCI controller on system for DMA addressing
  1682. * limitation for the device. Try 40-bit first, and
  1683. * fail to 32-bit.
  1684. */
  1685. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(40));
  1686. if (err) {
  1687. err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
  1688. if (err) {
  1689. dev_err(dev, "No usable DMA configuration, aborting\n");
  1690. goto err_out_release_regions;
  1691. }
  1692. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
  1693. if (err) {
  1694. dev_err(dev, "Unable to obtain %u-bit DMA "
  1695. "for consistent allocations, aborting\n", 32);
  1696. goto err_out_release_regions;
  1697. }
  1698. } else {
  1699. err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40));
  1700. if (err) {
  1701. dev_err(dev, "Unable to obtain %u-bit DMA "
  1702. "for consistent allocations, aborting\n", 40);
  1703. goto err_out_release_regions;
  1704. }
  1705. using_dac = 1;
  1706. }
  1707. /* Map vNIC resources from BAR0-5
  1708. */
  1709. for (i = 0; i < ARRAY_SIZE(enic->bar); i++) {
  1710. if (!(pci_resource_flags(pdev, i) & IORESOURCE_MEM))
  1711. continue;
  1712. enic->bar[i].len = pci_resource_len(pdev, i);
  1713. enic->bar[i].vaddr = pci_iomap(pdev, i, enic->bar[i].len);
  1714. if (!enic->bar[i].vaddr) {
  1715. dev_err(dev, "Cannot memory-map BAR %d, aborting\n", i);
  1716. err = -ENODEV;
  1717. goto err_out_iounmap;
  1718. }
  1719. enic->bar[i].bus_addr = pci_resource_start(pdev, i);
  1720. }
  1721. /* Register vNIC device
  1722. */
  1723. enic->vdev = vnic_dev_register(NULL, enic, pdev, enic->bar,
  1724. ARRAY_SIZE(enic->bar));
  1725. if (!enic->vdev) {
  1726. dev_err(dev, "vNIC registration failed, aborting\n");
  1727. err = -ENODEV;
  1728. goto err_out_iounmap;
  1729. }
  1730. #ifdef CONFIG_PCI_IOV
  1731. /* Get number of subvnics */
  1732. pos = pci_find_ext_capability(pdev, PCI_EXT_CAP_ID_SRIOV);
  1733. if (pos) {
  1734. pci_read_config_word(pdev, pos + PCI_SRIOV_TOTAL_VF,
  1735. &enic->num_vfs);
  1736. if (enic->num_vfs) {
  1737. err = pci_enable_sriov(pdev, enic->num_vfs);
  1738. if (err) {
  1739. dev_err(dev, "SRIOV enable failed, aborting."
  1740. " pci_enable_sriov() returned %d\n",
  1741. err);
  1742. goto err_out_vnic_unregister;
  1743. }
  1744. enic->priv_flags |= ENIC_SRIOV_ENABLED;
  1745. num_pps = enic->num_vfs;
  1746. }
  1747. }
  1748. #endif
  1749. /* Allocate structure for port profiles */
  1750. enic->pp = kcalloc(num_pps, sizeof(*enic->pp), GFP_KERNEL);
  1751. if (!enic->pp) {
  1752. err = -ENOMEM;
  1753. goto err_out_disable_sriov_pp;
  1754. }
  1755. /* Issue device open to get device in known state
  1756. */
  1757. err = enic_dev_open(enic);
  1758. if (err) {
  1759. dev_err(dev, "vNIC dev open failed, aborting\n");
  1760. goto err_out_disable_sriov;
  1761. }
  1762. /* Setup devcmd lock
  1763. */
  1764. spin_lock_init(&enic->devcmd_lock);
  1765. /*
  1766. * Set ingress vlan rewrite mode before vnic initialization
  1767. */
  1768. err = enic_dev_set_ig_vlan_rewrite_mode(enic);
  1769. if (err) {
  1770. dev_err(dev,
  1771. "Failed to set ingress vlan rewrite mode, aborting.\n");
  1772. goto err_out_dev_close;
  1773. }
  1774. /* Issue device init to initialize the vnic-to-switch link.
  1775. * We'll start with carrier off and wait for link UP
  1776. * notification later to turn on carrier. We don't need
  1777. * to wait here for the vnic-to-switch link initialization
  1778. * to complete; link UP notification is the indication that
  1779. * the process is complete.
  1780. */
  1781. netif_carrier_off(netdev);
  1782. /* Do not call dev_init for a dynamic vnic.
  1783. * For a dynamic vnic, init_prov_info will be
  1784. * called later by an upper layer.
  1785. */
  1786. if (!enic_is_dynamic(enic)) {
  1787. err = vnic_dev_init(enic->vdev, 0);
  1788. if (err) {
  1789. dev_err(dev, "vNIC dev init failed, aborting\n");
  1790. goto err_out_dev_close;
  1791. }
  1792. }
  1793. err = enic_dev_init(enic);
  1794. if (err) {
  1795. dev_err(dev, "Device initialization failed, aborting\n");
  1796. goto err_out_dev_close;
  1797. }
  1798. /* Setup notification timer, HW reset task, and wq locks
  1799. */
  1800. init_timer(&enic->notify_timer);
  1801. enic->notify_timer.function = enic_notify_timer;
  1802. enic->notify_timer.data = (unsigned long)enic;
  1803. INIT_WORK(&enic->reset, enic_reset);
  1804. INIT_WORK(&enic->change_mtu_work, enic_change_mtu_work);
  1805. for (i = 0; i < enic->wq_count; i++)
  1806. spin_lock_init(&enic->wq_lock[i]);
  1807. /* Register net device
  1808. */
  1809. enic->port_mtu = enic->config.mtu;
  1810. (void)enic_change_mtu(netdev, enic->port_mtu);
  1811. err = enic_set_mac_addr(netdev, enic->mac_addr);
  1812. if (err) {
  1813. dev_err(dev, "Invalid MAC address, aborting\n");
  1814. goto err_out_dev_deinit;
  1815. }
  1816. enic->tx_coalesce_usecs = enic->config.intr_timer_usec;
  1817. enic->rx_coalesce_usecs = enic->tx_coalesce_usecs;
  1818. if (enic_is_dynamic(enic) || enic_is_sriov_vf(enic))
  1819. netdev->netdev_ops = &enic_netdev_dynamic_ops;
  1820. else
  1821. netdev->netdev_ops = &enic_netdev_ops;
  1822. netdev->watchdog_timeo = 2 * HZ;
  1823. enic_set_ethtool_ops(netdev);
  1824. netdev->features |= NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
  1825. if (ENIC_SETTING(enic, LOOP)) {
  1826. netdev->features &= ~NETIF_F_HW_VLAN_CTAG_TX;
  1827. enic->loop_enable = 1;
  1828. enic->loop_tag = enic->config.loop_tag;
  1829. dev_info(dev, "loopback tag=0x%04x\n", enic->loop_tag);
  1830. }
  1831. if (ENIC_SETTING(enic, TXCSUM))
  1832. netdev->hw_features |= NETIF_F_SG | NETIF_F_HW_CSUM;
  1833. if (ENIC_SETTING(enic, TSO))
  1834. netdev->hw_features |= NETIF_F_TSO |
  1835. NETIF_F_TSO6 | NETIF_F_TSO_ECN;
  1836. if (ENIC_SETTING(enic, RXCSUM))
  1837. netdev->hw_features |= NETIF_F_RXCSUM;
  1838. netdev->features |= netdev->hw_features;
  1839. if (using_dac)
  1840. netdev->features |= NETIF_F_HIGHDMA;
  1841. netdev->priv_flags |= IFF_UNICAST_FLT;
  1842. err = register_netdev(netdev);
  1843. if (err) {
  1844. dev_err(dev, "Cannot register net device, aborting\n");
  1845. goto err_out_dev_deinit;
  1846. }
  1847. return 0;
  1848. err_out_dev_deinit:
  1849. enic_dev_deinit(enic);
  1850. err_out_dev_close:
  1851. vnic_dev_close(enic->vdev);
  1852. err_out_disable_sriov:
  1853. kfree(enic->pp);
  1854. err_out_disable_sriov_pp:
  1855. #ifdef CONFIG_PCI_IOV
  1856. if (enic_sriov_enabled(enic)) {
  1857. pci_disable_sriov(pdev);
  1858. enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
  1859. }
  1860. err_out_vnic_unregister:
  1861. #endif
  1862. vnic_dev_unregister(enic->vdev);
  1863. err_out_iounmap:
  1864. enic_iounmap(enic);
  1865. err_out_release_regions:
  1866. pci_release_regions(pdev);
  1867. err_out_disable_device:
  1868. pci_disable_device(pdev);
  1869. err_out_free_netdev:
  1870. pci_set_drvdata(pdev, NULL);
  1871. free_netdev(netdev);
  1872. return err;
  1873. }
  1874. static void enic_remove(struct pci_dev *pdev)
  1875. {
  1876. struct net_device *netdev = pci_get_drvdata(pdev);
  1877. if (netdev) {
  1878. struct enic *enic = netdev_priv(netdev);
  1879. cancel_work_sync(&enic->reset);
  1880. cancel_work_sync(&enic->change_mtu_work);
  1881. unregister_netdev(netdev);
  1882. enic_dev_deinit(enic);
  1883. vnic_dev_close(enic->vdev);
  1884. #ifdef CONFIG_PCI_IOV
  1885. if (enic_sriov_enabled(enic)) {
  1886. pci_disable_sriov(pdev);
  1887. enic->priv_flags &= ~ENIC_SRIOV_ENABLED;
  1888. }
  1889. #endif
  1890. kfree(enic->pp);
  1891. vnic_dev_unregister(enic->vdev);
  1892. enic_iounmap(enic);
  1893. pci_release_regions(pdev);
  1894. pci_disable_device(pdev);
  1895. pci_set_drvdata(pdev, NULL);
  1896. free_netdev(netdev);
  1897. }
  1898. }
  1899. static struct pci_driver enic_driver = {
  1900. .name = DRV_NAME,
  1901. .id_table = enic_id_table,
  1902. .probe = enic_probe,
  1903. .remove = enic_remove,
  1904. };
  1905. static int __init enic_init_module(void)
  1906. {
  1907. pr_info("%s, ver %s\n", DRV_DESCRIPTION, DRV_VERSION);
  1908. return pci_register_driver(&enic_driver);
  1909. }
  1910. static void __exit enic_cleanup_module(void)
  1911. {
  1912. pci_unregister_driver(&enic_driver);
  1913. }
  1914. module_init(enic_init_module);
  1915. module_exit(enic_cleanup_module);