txrx.c 44 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859
  1. /*
  2. * Copyright (c) 2004-2011 Atheros Communications Inc.
  3. * Copyright (c) 2011-2012 Qualcomm Atheros, Inc.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for any
  6. * purpose with or without fee is hereby granted, provided that the above
  7. * copyright notice and this permission notice appear in all copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  10. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  12. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  13. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  14. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  15. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  16. */
  17. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  18. #include "core.h"
  19. #include "debug.h"
  20. #include "htc-ops.h"
  21. /*
  22. * tid - tid_mux0..tid_mux3
  23. * aid - tid_mux4..tid_mux7
  24. */
  25. #define ATH6KL_TID_MASK 0xf
  26. #define ATH6KL_AID_SHIFT 4
  27. static inline u8 ath6kl_get_tid(u8 tid_mux)
  28. {
  29. return tid_mux & ATH6KL_TID_MASK;
  30. }
  31. static inline u8 ath6kl_get_aid(u8 tid_mux)
  32. {
  33. return tid_mux >> ATH6KL_AID_SHIFT;
  34. }
  35. static u8 ath6kl_ibss_map_epid(struct sk_buff *skb, struct net_device *dev,
  36. u32 *map_no)
  37. {
  38. struct ath6kl *ar = ath6kl_priv(dev);
  39. struct ethhdr *eth_hdr;
  40. u32 i, ep_map = -1;
  41. u8 *datap;
  42. *map_no = 0;
  43. datap = skb->data;
  44. eth_hdr = (struct ethhdr *) (datap + sizeof(struct wmi_data_hdr));
  45. if (is_multicast_ether_addr(eth_hdr->h_dest))
  46. return ENDPOINT_2;
  47. for (i = 0; i < ar->node_num; i++) {
  48. if (memcmp(eth_hdr->h_dest, ar->node_map[i].mac_addr,
  49. ETH_ALEN) == 0) {
  50. *map_no = i + 1;
  51. ar->node_map[i].tx_pend++;
  52. return ar->node_map[i].ep_id;
  53. }
  54. if ((ep_map == -1) && !ar->node_map[i].tx_pend)
  55. ep_map = i;
  56. }
  57. if (ep_map == -1) {
  58. ep_map = ar->node_num;
  59. ar->node_num++;
  60. if (ar->node_num > MAX_NODE_NUM)
  61. return ENDPOINT_UNUSED;
  62. }
  63. memcpy(ar->node_map[ep_map].mac_addr, eth_hdr->h_dest, ETH_ALEN);
  64. for (i = ENDPOINT_2; i <= ENDPOINT_5; i++) {
  65. if (!ar->tx_pending[i]) {
  66. ar->node_map[ep_map].ep_id = i;
  67. break;
  68. }
  69. /*
  70. * No free endpoint is available, start redistribution on
  71. * the inuse endpoints.
  72. */
  73. if (i == ENDPOINT_5) {
  74. ar->node_map[ep_map].ep_id = ar->next_ep_id;
  75. ar->next_ep_id++;
  76. if (ar->next_ep_id > ENDPOINT_5)
  77. ar->next_ep_id = ENDPOINT_2;
  78. }
  79. }
  80. *map_no = ep_map + 1;
  81. ar->node_map[ep_map].tx_pend++;
  82. return ar->node_map[ep_map].ep_id;
  83. }
  84. static bool ath6kl_process_uapsdq(struct ath6kl_sta *conn,
  85. struct ath6kl_vif *vif,
  86. struct sk_buff *skb,
  87. u32 *flags)
  88. {
  89. struct ath6kl *ar = vif->ar;
  90. bool is_apsdq_empty = false;
  91. struct ethhdr *datap = (struct ethhdr *) skb->data;
  92. u8 up = 0, traffic_class, *ip_hdr;
  93. u16 ether_type;
  94. struct ath6kl_llc_snap_hdr *llc_hdr;
  95. if (conn->sta_flags & STA_PS_APSD_TRIGGER) {
  96. /*
  97. * This tx is because of a uAPSD trigger, determine
  98. * more and EOSP bit. Set EOSP if queue is empty
  99. * or sufficient frames are delivered for this trigger.
  100. */
  101. spin_lock_bh(&conn->psq_lock);
  102. if (!skb_queue_empty(&conn->apsdq))
  103. *flags |= WMI_DATA_HDR_FLAGS_MORE;
  104. else if (conn->sta_flags & STA_PS_APSD_EOSP)
  105. *flags |= WMI_DATA_HDR_FLAGS_EOSP;
  106. *flags |= WMI_DATA_HDR_FLAGS_UAPSD;
  107. spin_unlock_bh(&conn->psq_lock);
  108. return false;
  109. } else if (!conn->apsd_info)
  110. return false;
  111. if (test_bit(WMM_ENABLED, &vif->flags)) {
  112. ether_type = be16_to_cpu(datap->h_proto);
  113. if (is_ethertype(ether_type)) {
  114. /* packet is in DIX format */
  115. ip_hdr = (u8 *)(datap + 1);
  116. } else {
  117. /* packet is in 802.3 format */
  118. llc_hdr = (struct ath6kl_llc_snap_hdr *)
  119. (datap + 1);
  120. ether_type = be16_to_cpu(llc_hdr->eth_type);
  121. ip_hdr = (u8 *)(llc_hdr + 1);
  122. }
  123. if (ether_type == IP_ETHERTYPE)
  124. up = ath6kl_wmi_determine_user_priority(
  125. ip_hdr, 0);
  126. }
  127. traffic_class = ath6kl_wmi_get_traffic_class(up);
  128. if ((conn->apsd_info & (1 << traffic_class)) == 0)
  129. return false;
  130. /* Queue the frames if the STA is sleeping */
  131. spin_lock_bh(&conn->psq_lock);
  132. is_apsdq_empty = skb_queue_empty(&conn->apsdq);
  133. skb_queue_tail(&conn->apsdq, skb);
  134. spin_unlock_bh(&conn->psq_lock);
  135. /*
  136. * If this is the first pkt getting queued
  137. * for this STA, update the PVB for this STA
  138. */
  139. if (is_apsdq_empty) {
  140. ath6kl_wmi_set_apsd_bfrd_traf(ar->wmi,
  141. vif->fw_vif_idx,
  142. conn->aid, 1, 0);
  143. }
  144. *flags |= WMI_DATA_HDR_FLAGS_UAPSD;
  145. return true;
  146. }
  147. static bool ath6kl_process_psq(struct ath6kl_sta *conn,
  148. struct ath6kl_vif *vif,
  149. struct sk_buff *skb,
  150. u32 *flags)
  151. {
  152. bool is_psq_empty = false;
  153. struct ath6kl *ar = vif->ar;
  154. if (conn->sta_flags & STA_PS_POLLED) {
  155. spin_lock_bh(&conn->psq_lock);
  156. if (!skb_queue_empty(&conn->psq))
  157. *flags |= WMI_DATA_HDR_FLAGS_MORE;
  158. spin_unlock_bh(&conn->psq_lock);
  159. return false;
  160. }
  161. /* Queue the frames if the STA is sleeping */
  162. spin_lock_bh(&conn->psq_lock);
  163. is_psq_empty = skb_queue_empty(&conn->psq);
  164. skb_queue_tail(&conn->psq, skb);
  165. spin_unlock_bh(&conn->psq_lock);
  166. /*
  167. * If this is the first pkt getting queued
  168. * for this STA, update the PVB for this
  169. * STA.
  170. */
  171. if (is_psq_empty)
  172. ath6kl_wmi_set_pvb_cmd(ar->wmi,
  173. vif->fw_vif_idx,
  174. conn->aid, 1);
  175. return true;
  176. }
  177. static bool ath6kl_powersave_ap(struct ath6kl_vif *vif, struct sk_buff *skb,
  178. u32 *flags)
  179. {
  180. struct ethhdr *datap = (struct ethhdr *) skb->data;
  181. struct ath6kl_sta *conn = NULL;
  182. bool ps_queued = false;
  183. struct ath6kl *ar = vif->ar;
  184. if (is_multicast_ether_addr(datap->h_dest)) {
  185. u8 ctr = 0;
  186. bool q_mcast = false;
  187. for (ctr = 0; ctr < AP_MAX_NUM_STA; ctr++) {
  188. if (ar->sta_list[ctr].sta_flags & STA_PS_SLEEP) {
  189. q_mcast = true;
  190. break;
  191. }
  192. }
  193. if (q_mcast) {
  194. /*
  195. * If this transmit is not because of a Dtim Expiry
  196. * q it.
  197. */
  198. if (!test_bit(DTIM_EXPIRED, &vif->flags)) {
  199. bool is_mcastq_empty = false;
  200. spin_lock_bh(&ar->mcastpsq_lock);
  201. is_mcastq_empty =
  202. skb_queue_empty(&ar->mcastpsq);
  203. skb_queue_tail(&ar->mcastpsq, skb);
  204. spin_unlock_bh(&ar->mcastpsq_lock);
  205. /*
  206. * If this is the first Mcast pkt getting
  207. * queued indicate to the target to set the
  208. * BitmapControl LSB of the TIM IE.
  209. */
  210. if (is_mcastq_empty)
  211. ath6kl_wmi_set_pvb_cmd(ar->wmi,
  212. vif->fw_vif_idx,
  213. MCAST_AID, 1);
  214. ps_queued = true;
  215. } else {
  216. /*
  217. * This transmit is because of Dtim expiry.
  218. * Determine if MoreData bit has to be set.
  219. */
  220. spin_lock_bh(&ar->mcastpsq_lock);
  221. if (!skb_queue_empty(&ar->mcastpsq))
  222. *flags |= WMI_DATA_HDR_FLAGS_MORE;
  223. spin_unlock_bh(&ar->mcastpsq_lock);
  224. }
  225. }
  226. } else {
  227. conn = ath6kl_find_sta(vif, datap->h_dest);
  228. if (!conn) {
  229. dev_kfree_skb(skb);
  230. /* Inform the caller that the skb is consumed */
  231. return true;
  232. }
  233. if (conn->sta_flags & STA_PS_SLEEP) {
  234. ps_queued = ath6kl_process_uapsdq(conn,
  235. vif, skb, flags);
  236. if (!(*flags & WMI_DATA_HDR_FLAGS_UAPSD))
  237. ps_queued = ath6kl_process_psq(conn,
  238. vif, skb, flags);
  239. }
  240. }
  241. return ps_queued;
  242. }
  243. /* Tx functions */
  244. int ath6kl_control_tx(void *devt, struct sk_buff *skb,
  245. enum htc_endpoint_id eid)
  246. {
  247. struct ath6kl *ar = devt;
  248. int status = 0;
  249. struct ath6kl_cookie *cookie = NULL;
  250. if (WARN_ON_ONCE(ar->state == ATH6KL_STATE_WOW)) {
  251. dev_kfree_skb(skb);
  252. return -EACCES;
  253. }
  254. if (WARN_ON_ONCE(eid == ENDPOINT_UNUSED ||
  255. eid >= ENDPOINT_MAX)) {
  256. status = -EINVAL;
  257. goto fail_ctrl_tx;
  258. }
  259. spin_lock_bh(&ar->lock);
  260. ath6kl_dbg(ATH6KL_DBG_WLAN_TX,
  261. "%s: skb=0x%p, len=0x%x eid =%d\n", __func__,
  262. skb, skb->len, eid);
  263. if (test_bit(WMI_CTRL_EP_FULL, &ar->flag) && (eid == ar->ctrl_ep)) {
  264. /*
  265. * Control endpoint is full, don't allocate resources, we
  266. * are just going to drop this packet.
  267. */
  268. cookie = NULL;
  269. ath6kl_err("wmi ctrl ep full, dropping pkt : 0x%p, len:%d\n",
  270. skb, skb->len);
  271. } else
  272. cookie = ath6kl_alloc_cookie(ar);
  273. if (cookie == NULL) {
  274. spin_unlock_bh(&ar->lock);
  275. status = -ENOMEM;
  276. goto fail_ctrl_tx;
  277. }
  278. ar->tx_pending[eid]++;
  279. if (eid != ar->ctrl_ep)
  280. ar->total_tx_data_pend++;
  281. spin_unlock_bh(&ar->lock);
  282. cookie->skb = skb;
  283. cookie->map_no = 0;
  284. set_htc_pkt_info(&cookie->htc_pkt, cookie, skb->data, skb->len,
  285. eid, ATH6KL_CONTROL_PKT_TAG);
  286. cookie->htc_pkt.skb = skb;
  287. /*
  288. * This interface is asynchronous, if there is an error, cleanup
  289. * will happen in the TX completion callback.
  290. */
  291. ath6kl_htc_tx(ar->htc_target, &cookie->htc_pkt);
  292. return 0;
  293. fail_ctrl_tx:
  294. dev_kfree_skb(skb);
  295. return status;
  296. }
  297. int ath6kl_data_tx(struct sk_buff *skb, struct net_device *dev)
  298. {
  299. struct ath6kl *ar = ath6kl_priv(dev);
  300. struct ath6kl_cookie *cookie = NULL;
  301. enum htc_endpoint_id eid = ENDPOINT_UNUSED;
  302. struct ath6kl_vif *vif = netdev_priv(dev);
  303. u32 map_no = 0;
  304. u16 htc_tag = ATH6KL_DATA_PKT_TAG;
  305. u8 ac = 99 ; /* initialize to unmapped ac */
  306. bool chk_adhoc_ps_mapping = false;
  307. int ret;
  308. struct wmi_tx_meta_v2 meta_v2;
  309. void *meta;
  310. u8 csum_start = 0, csum_dest = 0, csum = skb->ip_summed;
  311. u8 meta_ver = 0;
  312. u32 flags = 0;
  313. ath6kl_dbg(ATH6KL_DBG_WLAN_TX,
  314. "%s: skb=0x%p, data=0x%p, len=0x%x\n", __func__,
  315. skb, skb->data, skb->len);
  316. /* If target is not associated */
  317. if (!test_bit(CONNECTED, &vif->flags))
  318. goto fail_tx;
  319. if (WARN_ON_ONCE(ar->state != ATH6KL_STATE_ON))
  320. goto fail_tx;
  321. if (!test_bit(WMI_READY, &ar->flag))
  322. goto fail_tx;
  323. /* AP mode Power saving processing */
  324. if (vif->nw_type == AP_NETWORK) {
  325. if (ath6kl_powersave_ap(vif, skb, &flags))
  326. return 0;
  327. }
  328. if (test_bit(WMI_ENABLED, &ar->flag)) {
  329. if ((dev->features & NETIF_F_IP_CSUM) &&
  330. (csum == CHECKSUM_PARTIAL)) {
  331. csum_start = skb->csum_start -
  332. (skb_network_header(skb) - skb->head) +
  333. sizeof(struct ath6kl_llc_snap_hdr);
  334. csum_dest = skb->csum_offset + csum_start;
  335. }
  336. if (skb_headroom(skb) < dev->needed_headroom) {
  337. struct sk_buff *tmp_skb = skb;
  338. skb = skb_realloc_headroom(skb, dev->needed_headroom);
  339. kfree_skb(tmp_skb);
  340. if (skb == NULL) {
  341. vif->net_stats.tx_dropped++;
  342. return 0;
  343. }
  344. }
  345. if (ath6kl_wmi_dix_2_dot3(ar->wmi, skb)) {
  346. ath6kl_err("ath6kl_wmi_dix_2_dot3 failed\n");
  347. goto fail_tx;
  348. }
  349. if ((dev->features & NETIF_F_IP_CSUM) &&
  350. (csum == CHECKSUM_PARTIAL)) {
  351. meta_v2.csum_start = csum_start;
  352. meta_v2.csum_dest = csum_dest;
  353. /* instruct target to calculate checksum */
  354. meta_v2.csum_flags = WMI_META_V2_FLAG_CSUM_OFFLOAD;
  355. meta_ver = WMI_META_VERSION_2;
  356. meta = &meta_v2;
  357. } else {
  358. meta_ver = 0;
  359. meta = NULL;
  360. }
  361. ret = ath6kl_wmi_data_hdr_add(ar->wmi, skb,
  362. DATA_MSGTYPE, flags, 0,
  363. meta_ver,
  364. meta, vif->fw_vif_idx);
  365. if (ret) {
  366. ath6kl_warn("failed to add wmi data header:%d\n"
  367. , ret);
  368. goto fail_tx;
  369. }
  370. if ((vif->nw_type == ADHOC_NETWORK) &&
  371. ar->ibss_ps_enable && test_bit(CONNECTED, &vif->flags))
  372. chk_adhoc_ps_mapping = true;
  373. else {
  374. /* get the stream mapping */
  375. ret = ath6kl_wmi_implicit_create_pstream(ar->wmi,
  376. vif->fw_vif_idx, skb,
  377. 0, test_bit(WMM_ENABLED, &vif->flags), &ac);
  378. if (ret)
  379. goto fail_tx;
  380. }
  381. } else
  382. goto fail_tx;
  383. spin_lock_bh(&ar->lock);
  384. if (chk_adhoc_ps_mapping)
  385. eid = ath6kl_ibss_map_epid(skb, dev, &map_no);
  386. else
  387. eid = ar->ac2ep_map[ac];
  388. if (eid == 0 || eid == ENDPOINT_UNUSED) {
  389. ath6kl_err("eid %d is not mapped!\n", eid);
  390. spin_unlock_bh(&ar->lock);
  391. goto fail_tx;
  392. }
  393. /* allocate resource for this packet */
  394. cookie = ath6kl_alloc_cookie(ar);
  395. if (!cookie) {
  396. spin_unlock_bh(&ar->lock);
  397. goto fail_tx;
  398. }
  399. /* update counts while the lock is held */
  400. ar->tx_pending[eid]++;
  401. ar->total_tx_data_pend++;
  402. spin_unlock_bh(&ar->lock);
  403. if (!IS_ALIGNED((unsigned long) skb->data - HTC_HDR_LENGTH, 4) &&
  404. skb_cloned(skb)) {
  405. /*
  406. * We will touch (move the buffer data to align it. Since the
  407. * skb buffer is cloned and not only the header is changed, we
  408. * have to copy it to allow the changes. Since we are copying
  409. * the data here, we may as well align it by reserving suitable
  410. * headroom to avoid the memmove in ath6kl_htc_tx_buf_align().
  411. */
  412. struct sk_buff *nskb;
  413. nskb = skb_copy_expand(skb, HTC_HDR_LENGTH, 0, GFP_ATOMIC);
  414. if (nskb == NULL)
  415. goto fail_tx;
  416. kfree_skb(skb);
  417. skb = nskb;
  418. }
  419. cookie->skb = skb;
  420. cookie->map_no = map_no;
  421. set_htc_pkt_info(&cookie->htc_pkt, cookie, skb->data, skb->len,
  422. eid, htc_tag);
  423. cookie->htc_pkt.skb = skb;
  424. ath6kl_dbg_dump(ATH6KL_DBG_RAW_BYTES, __func__, "tx ",
  425. skb->data, skb->len);
  426. /*
  427. * HTC interface is asynchronous, if this fails, cleanup will
  428. * happen in the ath6kl_tx_complete callback.
  429. */
  430. ath6kl_htc_tx(ar->htc_target, &cookie->htc_pkt);
  431. return 0;
  432. fail_tx:
  433. dev_kfree_skb(skb);
  434. vif->net_stats.tx_dropped++;
  435. vif->net_stats.tx_aborted_errors++;
  436. return 0;
  437. }
  438. /* indicate tx activity or inactivity on a WMI stream */
  439. void ath6kl_indicate_tx_activity(void *devt, u8 traffic_class, bool active)
  440. {
  441. struct ath6kl *ar = devt;
  442. enum htc_endpoint_id eid;
  443. int i;
  444. eid = ar->ac2ep_map[traffic_class];
  445. if (!test_bit(WMI_ENABLED, &ar->flag))
  446. goto notify_htc;
  447. spin_lock_bh(&ar->lock);
  448. ar->ac_stream_active[traffic_class] = active;
  449. if (active) {
  450. /*
  451. * Keep track of the active stream with the highest
  452. * priority.
  453. */
  454. if (ar->ac_stream_pri_map[traffic_class] >
  455. ar->hiac_stream_active_pri)
  456. /* set the new highest active priority */
  457. ar->hiac_stream_active_pri =
  458. ar->ac_stream_pri_map[traffic_class];
  459. } else {
  460. /*
  461. * We may have to search for the next active stream
  462. * that is the highest priority.
  463. */
  464. if (ar->hiac_stream_active_pri ==
  465. ar->ac_stream_pri_map[traffic_class]) {
  466. /*
  467. * The highest priority stream just went inactive
  468. * reset and search for the "next" highest "active"
  469. * priority stream.
  470. */
  471. ar->hiac_stream_active_pri = 0;
  472. for (i = 0; i < WMM_NUM_AC; i++) {
  473. if (ar->ac_stream_active[i] &&
  474. (ar->ac_stream_pri_map[i] >
  475. ar->hiac_stream_active_pri))
  476. /*
  477. * Set the new highest active
  478. * priority.
  479. */
  480. ar->hiac_stream_active_pri =
  481. ar->ac_stream_pri_map[i];
  482. }
  483. }
  484. }
  485. spin_unlock_bh(&ar->lock);
  486. notify_htc:
  487. /* notify HTC, this may cause credit distribution changes */
  488. ath6kl_htc_activity_changed(ar->htc_target, eid, active);
  489. }
  490. enum htc_send_full_action ath6kl_tx_queue_full(struct htc_target *target,
  491. struct htc_packet *packet)
  492. {
  493. struct ath6kl *ar = target->dev->ar;
  494. struct ath6kl_vif *vif;
  495. enum htc_endpoint_id endpoint = packet->endpoint;
  496. enum htc_send_full_action action = HTC_SEND_FULL_KEEP;
  497. if (endpoint == ar->ctrl_ep) {
  498. /*
  499. * Under normal WMI if this is getting full, then something
  500. * is running rampant the host should not be exhausting the
  501. * WMI queue with too many commands the only exception to
  502. * this is during testing using endpointping.
  503. */
  504. set_bit(WMI_CTRL_EP_FULL, &ar->flag);
  505. ath6kl_err("wmi ctrl ep is full\n");
  506. ath6kl_recovery_err_notify(ar, ATH6KL_FW_EP_FULL);
  507. return action;
  508. }
  509. if (packet->info.tx.tag == ATH6KL_CONTROL_PKT_TAG)
  510. return action;
  511. /*
  512. * The last MAX_HI_COOKIE_NUM "batch" of cookies are reserved for
  513. * the highest active stream.
  514. */
  515. if (ar->ac_stream_pri_map[ar->ep2ac_map[endpoint]] <
  516. ar->hiac_stream_active_pri &&
  517. ar->cookie_count <=
  518. target->endpoint[endpoint].tx_drop_packet_threshold)
  519. /*
  520. * Give preference to the highest priority stream by
  521. * dropping the packets which overflowed.
  522. */
  523. action = HTC_SEND_FULL_DROP;
  524. /* FIXME: Locking */
  525. spin_lock_bh(&ar->list_lock);
  526. list_for_each_entry(vif, &ar->vif_list, list) {
  527. if (vif->nw_type == ADHOC_NETWORK ||
  528. action != HTC_SEND_FULL_DROP) {
  529. spin_unlock_bh(&ar->list_lock);
  530. set_bit(NETQ_STOPPED, &vif->flags);
  531. netif_stop_queue(vif->ndev);
  532. return action;
  533. }
  534. }
  535. spin_unlock_bh(&ar->list_lock);
  536. return action;
  537. }
  538. /* TODO this needs to be looked at */
  539. static void ath6kl_tx_clear_node_map(struct ath6kl_vif *vif,
  540. enum htc_endpoint_id eid, u32 map_no)
  541. {
  542. struct ath6kl *ar = vif->ar;
  543. u32 i;
  544. if (vif->nw_type != ADHOC_NETWORK)
  545. return;
  546. if (!ar->ibss_ps_enable)
  547. return;
  548. if (eid == ar->ctrl_ep)
  549. return;
  550. if (map_no == 0)
  551. return;
  552. map_no--;
  553. ar->node_map[map_no].tx_pend--;
  554. if (ar->node_map[map_no].tx_pend)
  555. return;
  556. if (map_no != (ar->node_num - 1))
  557. return;
  558. for (i = ar->node_num; i > 0; i--) {
  559. if (ar->node_map[i - 1].tx_pend)
  560. break;
  561. memset(&ar->node_map[i - 1], 0,
  562. sizeof(struct ath6kl_node_mapping));
  563. ar->node_num--;
  564. }
  565. }
  566. void ath6kl_tx_complete(struct htc_target *target,
  567. struct list_head *packet_queue)
  568. {
  569. struct ath6kl *ar = target->dev->ar;
  570. struct sk_buff_head skb_queue;
  571. struct htc_packet *packet;
  572. struct sk_buff *skb;
  573. struct ath6kl_cookie *ath6kl_cookie;
  574. u32 map_no = 0;
  575. int status;
  576. enum htc_endpoint_id eid;
  577. bool wake_event = false;
  578. bool flushing[ATH6KL_VIF_MAX] = {false};
  579. u8 if_idx;
  580. struct ath6kl_vif *vif;
  581. skb_queue_head_init(&skb_queue);
  582. /* lock the driver as we update internal state */
  583. spin_lock_bh(&ar->lock);
  584. /* reap completed packets */
  585. while (!list_empty(packet_queue)) {
  586. packet = list_first_entry(packet_queue, struct htc_packet,
  587. list);
  588. list_del(&packet->list);
  589. ath6kl_cookie = (struct ath6kl_cookie *)packet->pkt_cntxt;
  590. if (WARN_ON_ONCE(!ath6kl_cookie))
  591. continue;
  592. status = packet->status;
  593. skb = ath6kl_cookie->skb;
  594. eid = packet->endpoint;
  595. map_no = ath6kl_cookie->map_no;
  596. if (WARN_ON_ONCE(!skb || !skb->data)) {
  597. dev_kfree_skb(skb);
  598. ath6kl_free_cookie(ar, ath6kl_cookie);
  599. continue;
  600. }
  601. __skb_queue_tail(&skb_queue, skb);
  602. if (WARN_ON_ONCE(!status && (packet->act_len != skb->len))) {
  603. ath6kl_free_cookie(ar, ath6kl_cookie);
  604. continue;
  605. }
  606. ar->tx_pending[eid]--;
  607. if (eid != ar->ctrl_ep)
  608. ar->total_tx_data_pend--;
  609. if (eid == ar->ctrl_ep) {
  610. if (test_bit(WMI_CTRL_EP_FULL, &ar->flag))
  611. clear_bit(WMI_CTRL_EP_FULL, &ar->flag);
  612. if (ar->tx_pending[eid] == 0)
  613. wake_event = true;
  614. }
  615. if (eid == ar->ctrl_ep) {
  616. if_idx = wmi_cmd_hdr_get_if_idx(
  617. (struct wmi_cmd_hdr *) packet->buf);
  618. } else {
  619. if_idx = wmi_data_hdr_get_if_idx(
  620. (struct wmi_data_hdr *) packet->buf);
  621. }
  622. vif = ath6kl_get_vif_by_index(ar, if_idx);
  623. if (!vif) {
  624. ath6kl_free_cookie(ar, ath6kl_cookie);
  625. continue;
  626. }
  627. if (status) {
  628. if (status == -ECANCELED)
  629. /* a packet was flushed */
  630. flushing[if_idx] = true;
  631. vif->net_stats.tx_errors++;
  632. if (status != -ENOSPC && status != -ECANCELED)
  633. ath6kl_warn("tx complete error: %d\n", status);
  634. ath6kl_dbg(ATH6KL_DBG_WLAN_TX,
  635. "%s: skb=0x%p data=0x%p len=0x%x eid=%d %s\n",
  636. __func__, skb, packet->buf, packet->act_len,
  637. eid, "error!");
  638. } else {
  639. ath6kl_dbg(ATH6KL_DBG_WLAN_TX,
  640. "%s: skb=0x%p data=0x%p len=0x%x eid=%d %s\n",
  641. __func__, skb, packet->buf, packet->act_len,
  642. eid, "OK");
  643. flushing[if_idx] = false;
  644. vif->net_stats.tx_packets++;
  645. vif->net_stats.tx_bytes += skb->len;
  646. }
  647. ath6kl_tx_clear_node_map(vif, eid, map_no);
  648. ath6kl_free_cookie(ar, ath6kl_cookie);
  649. if (test_bit(NETQ_STOPPED, &vif->flags))
  650. clear_bit(NETQ_STOPPED, &vif->flags);
  651. }
  652. spin_unlock_bh(&ar->lock);
  653. __skb_queue_purge(&skb_queue);
  654. /* FIXME: Locking */
  655. spin_lock_bh(&ar->list_lock);
  656. list_for_each_entry(vif, &ar->vif_list, list) {
  657. if (test_bit(CONNECTED, &vif->flags) &&
  658. !flushing[vif->fw_vif_idx]) {
  659. spin_unlock_bh(&ar->list_lock);
  660. netif_wake_queue(vif->ndev);
  661. spin_lock_bh(&ar->list_lock);
  662. }
  663. }
  664. spin_unlock_bh(&ar->list_lock);
  665. if (wake_event)
  666. wake_up(&ar->event_wq);
  667. return;
  668. }
  669. void ath6kl_tx_data_cleanup(struct ath6kl *ar)
  670. {
  671. int i;
  672. /* flush all the data (non-control) streams */
  673. for (i = 0; i < WMM_NUM_AC; i++)
  674. ath6kl_htc_flush_txep(ar->htc_target, ar->ac2ep_map[i],
  675. ATH6KL_DATA_PKT_TAG);
  676. }
  677. /* Rx functions */
  678. static void ath6kl_deliver_frames_to_nw_stack(struct net_device *dev,
  679. struct sk_buff *skb)
  680. {
  681. if (!skb)
  682. return;
  683. skb->dev = dev;
  684. if (!(skb->dev->flags & IFF_UP)) {
  685. dev_kfree_skb(skb);
  686. return;
  687. }
  688. skb->protocol = eth_type_trans(skb, skb->dev);
  689. netif_rx_ni(skb);
  690. }
  691. static void ath6kl_alloc_netbufs(struct sk_buff_head *q, u16 num)
  692. {
  693. struct sk_buff *skb;
  694. while (num) {
  695. skb = ath6kl_buf_alloc(ATH6KL_BUFFER_SIZE);
  696. if (!skb) {
  697. ath6kl_err("netbuf allocation failed\n");
  698. return;
  699. }
  700. skb_queue_tail(q, skb);
  701. num--;
  702. }
  703. }
  704. static struct sk_buff *aggr_get_free_skb(struct aggr_info *p_aggr)
  705. {
  706. struct sk_buff *skb = NULL;
  707. if (skb_queue_len(&p_aggr->rx_amsdu_freeq) <
  708. (AGGR_NUM_OF_FREE_NETBUFS >> 2))
  709. ath6kl_alloc_netbufs(&p_aggr->rx_amsdu_freeq,
  710. AGGR_NUM_OF_FREE_NETBUFS);
  711. skb = skb_dequeue(&p_aggr->rx_amsdu_freeq);
  712. return skb;
  713. }
  714. void ath6kl_rx_refill(struct htc_target *target, enum htc_endpoint_id endpoint)
  715. {
  716. struct ath6kl *ar = target->dev->ar;
  717. struct sk_buff *skb;
  718. int rx_buf;
  719. int n_buf_refill;
  720. struct htc_packet *packet;
  721. struct list_head queue;
  722. n_buf_refill = ATH6KL_MAX_RX_BUFFERS -
  723. ath6kl_htc_get_rxbuf_num(ar->htc_target, endpoint);
  724. if (n_buf_refill <= 0)
  725. return;
  726. INIT_LIST_HEAD(&queue);
  727. ath6kl_dbg(ATH6KL_DBG_WLAN_RX,
  728. "%s: providing htc with %d buffers at eid=%d\n",
  729. __func__, n_buf_refill, endpoint);
  730. for (rx_buf = 0; rx_buf < n_buf_refill; rx_buf++) {
  731. skb = ath6kl_buf_alloc(ATH6KL_BUFFER_SIZE);
  732. if (!skb)
  733. break;
  734. packet = (struct htc_packet *) skb->head;
  735. if (!IS_ALIGNED((unsigned long) skb->data, 4))
  736. skb->data = PTR_ALIGN(skb->data - 4, 4);
  737. set_htc_rxpkt_info(packet, skb, skb->data,
  738. ATH6KL_BUFFER_SIZE, endpoint);
  739. packet->skb = skb;
  740. list_add_tail(&packet->list, &queue);
  741. }
  742. if (!list_empty(&queue))
  743. ath6kl_htc_add_rxbuf_multiple(ar->htc_target, &queue);
  744. }
  745. void ath6kl_refill_amsdu_rxbufs(struct ath6kl *ar, int count)
  746. {
  747. struct htc_packet *packet;
  748. struct sk_buff *skb;
  749. while (count) {
  750. skb = ath6kl_buf_alloc(ATH6KL_AMSDU_BUFFER_SIZE);
  751. if (!skb)
  752. return;
  753. packet = (struct htc_packet *) skb->head;
  754. if (!IS_ALIGNED((unsigned long) skb->data, 4))
  755. skb->data = PTR_ALIGN(skb->data - 4, 4);
  756. set_htc_rxpkt_info(packet, skb, skb->data,
  757. ATH6KL_AMSDU_BUFFER_SIZE, 0);
  758. packet->skb = skb;
  759. spin_lock_bh(&ar->lock);
  760. list_add_tail(&packet->list, &ar->amsdu_rx_buffer_queue);
  761. spin_unlock_bh(&ar->lock);
  762. count--;
  763. }
  764. }
  765. /*
  766. * Callback to allocate a receive buffer for a pending packet. We use a
  767. * pre-allocated list of buffers of maximum AMSDU size (4K).
  768. */
  769. struct htc_packet *ath6kl_alloc_amsdu_rxbuf(struct htc_target *target,
  770. enum htc_endpoint_id endpoint,
  771. int len)
  772. {
  773. struct ath6kl *ar = target->dev->ar;
  774. struct htc_packet *packet = NULL;
  775. struct list_head *pkt_pos;
  776. int refill_cnt = 0, depth = 0;
  777. ath6kl_dbg(ATH6KL_DBG_WLAN_RX, "%s: eid=%d, len:%d\n",
  778. __func__, endpoint, len);
  779. if ((len <= ATH6KL_BUFFER_SIZE) ||
  780. (len > ATH6KL_AMSDU_BUFFER_SIZE))
  781. return NULL;
  782. spin_lock_bh(&ar->lock);
  783. if (list_empty(&ar->amsdu_rx_buffer_queue)) {
  784. spin_unlock_bh(&ar->lock);
  785. refill_cnt = ATH6KL_MAX_AMSDU_RX_BUFFERS;
  786. goto refill_buf;
  787. }
  788. packet = list_first_entry(&ar->amsdu_rx_buffer_queue,
  789. struct htc_packet, list);
  790. list_del(&packet->list);
  791. list_for_each(pkt_pos, &ar->amsdu_rx_buffer_queue)
  792. depth++;
  793. refill_cnt = ATH6KL_MAX_AMSDU_RX_BUFFERS - depth;
  794. spin_unlock_bh(&ar->lock);
  795. /* set actual endpoint ID */
  796. packet->endpoint = endpoint;
  797. refill_buf:
  798. if (refill_cnt >= ATH6KL_AMSDU_REFILL_THRESHOLD)
  799. ath6kl_refill_amsdu_rxbufs(ar, refill_cnt);
  800. return packet;
  801. }
  802. static void aggr_slice_amsdu(struct aggr_info *p_aggr,
  803. struct rxtid *rxtid, struct sk_buff *skb)
  804. {
  805. struct sk_buff *new_skb;
  806. struct ethhdr *hdr;
  807. u16 frame_8023_len, payload_8023_len, mac_hdr_len, amsdu_len;
  808. u8 *framep;
  809. mac_hdr_len = sizeof(struct ethhdr);
  810. framep = skb->data + mac_hdr_len;
  811. amsdu_len = skb->len - mac_hdr_len;
  812. while (amsdu_len > mac_hdr_len) {
  813. hdr = (struct ethhdr *) framep;
  814. payload_8023_len = ntohs(hdr->h_proto);
  815. if (payload_8023_len < MIN_MSDU_SUBFRAME_PAYLOAD_LEN ||
  816. payload_8023_len > MAX_MSDU_SUBFRAME_PAYLOAD_LEN) {
  817. ath6kl_err("802.3 AMSDU frame bound check failed. len %d\n",
  818. payload_8023_len);
  819. break;
  820. }
  821. frame_8023_len = payload_8023_len + mac_hdr_len;
  822. new_skb = aggr_get_free_skb(p_aggr);
  823. if (!new_skb) {
  824. ath6kl_err("no buffer available\n");
  825. break;
  826. }
  827. memcpy(new_skb->data, framep, frame_8023_len);
  828. skb_put(new_skb, frame_8023_len);
  829. if (ath6kl_wmi_dot3_2_dix(new_skb)) {
  830. ath6kl_err("dot3_2_dix error\n");
  831. dev_kfree_skb(new_skb);
  832. break;
  833. }
  834. skb_queue_tail(&rxtid->q, new_skb);
  835. /* Is this the last subframe within this aggregate ? */
  836. if ((amsdu_len - frame_8023_len) == 0)
  837. break;
  838. /* Add the length of A-MSDU subframe padding bytes -
  839. * Round to nearest word.
  840. */
  841. frame_8023_len = ALIGN(frame_8023_len, 4);
  842. framep += frame_8023_len;
  843. amsdu_len -= frame_8023_len;
  844. }
  845. dev_kfree_skb(skb);
  846. }
  847. static void aggr_deque_frms(struct aggr_info_conn *agg_conn, u8 tid,
  848. u16 seq_no, u8 order)
  849. {
  850. struct sk_buff *skb;
  851. struct rxtid *rxtid;
  852. struct skb_hold_q *node;
  853. u16 idx, idx_end, seq_end;
  854. struct rxtid_stats *stats;
  855. rxtid = &agg_conn->rx_tid[tid];
  856. stats = &agg_conn->stat[tid];
  857. spin_lock_bh(&rxtid->lock);
  858. idx = AGGR_WIN_IDX(rxtid->seq_next, rxtid->hold_q_sz);
  859. /*
  860. * idx_end is typically the last possible frame in the window,
  861. * but changes to 'the' seq_no, when BAR comes. If seq_no
  862. * is non-zero, we will go up to that and stop.
  863. * Note: last seq no in current window will occupy the same
  864. * index position as index that is just previous to start.
  865. * An imp point : if win_sz is 7, for seq_no space of 4095,
  866. * then, there would be holes when sequence wrap around occurs.
  867. * Target should judiciously choose the win_sz, based on
  868. * this condition. For 4095, (TID_WINDOW_SZ = 2 x win_sz
  869. * 2, 4, 8, 16 win_sz works fine).
  870. * We must deque from "idx" to "idx_end", including both.
  871. */
  872. seq_end = seq_no ? seq_no : rxtid->seq_next;
  873. idx_end = AGGR_WIN_IDX(seq_end, rxtid->hold_q_sz);
  874. do {
  875. node = &rxtid->hold_q[idx];
  876. if ((order == 1) && (!node->skb))
  877. break;
  878. if (node->skb) {
  879. if (node->is_amsdu)
  880. aggr_slice_amsdu(agg_conn->aggr_info, rxtid,
  881. node->skb);
  882. else
  883. skb_queue_tail(&rxtid->q, node->skb);
  884. node->skb = NULL;
  885. } else
  886. stats->num_hole++;
  887. rxtid->seq_next = ATH6KL_NEXT_SEQ_NO(rxtid->seq_next);
  888. idx = AGGR_WIN_IDX(rxtid->seq_next, rxtid->hold_q_sz);
  889. } while (idx != idx_end);
  890. spin_unlock_bh(&rxtid->lock);
  891. stats->num_delivered += skb_queue_len(&rxtid->q);
  892. while ((skb = skb_dequeue(&rxtid->q)))
  893. ath6kl_deliver_frames_to_nw_stack(agg_conn->dev, skb);
  894. }
  895. static bool aggr_process_recv_frm(struct aggr_info_conn *agg_conn, u8 tid,
  896. u16 seq_no,
  897. bool is_amsdu, struct sk_buff *frame)
  898. {
  899. struct rxtid *rxtid;
  900. struct rxtid_stats *stats;
  901. struct sk_buff *skb;
  902. struct skb_hold_q *node;
  903. u16 idx, st, cur, end;
  904. bool is_queued = false;
  905. u16 extended_end;
  906. rxtid = &agg_conn->rx_tid[tid];
  907. stats = &agg_conn->stat[tid];
  908. stats->num_into_aggr++;
  909. if (!rxtid->aggr) {
  910. if (is_amsdu) {
  911. aggr_slice_amsdu(agg_conn->aggr_info, rxtid, frame);
  912. is_queued = true;
  913. stats->num_amsdu++;
  914. while ((skb = skb_dequeue(&rxtid->q)))
  915. ath6kl_deliver_frames_to_nw_stack(agg_conn->dev,
  916. skb);
  917. }
  918. return is_queued;
  919. }
  920. /* Check the incoming sequence no, if it's in the window */
  921. st = rxtid->seq_next;
  922. cur = seq_no;
  923. end = (st + rxtid->hold_q_sz-1) & ATH6KL_MAX_SEQ_NO;
  924. if (((st < end) && (cur < st || cur > end)) ||
  925. ((st > end) && (cur > end) && (cur < st))) {
  926. extended_end = (end + rxtid->hold_q_sz - 1) &
  927. ATH6KL_MAX_SEQ_NO;
  928. if (((end < extended_end) &&
  929. (cur < end || cur > extended_end)) ||
  930. ((end > extended_end) && (cur > extended_end) &&
  931. (cur < end))) {
  932. aggr_deque_frms(agg_conn, tid, 0, 0);
  933. spin_lock_bh(&rxtid->lock);
  934. if (cur >= rxtid->hold_q_sz - 1)
  935. rxtid->seq_next = cur - (rxtid->hold_q_sz - 1);
  936. else
  937. rxtid->seq_next = ATH6KL_MAX_SEQ_NO -
  938. (rxtid->hold_q_sz - 2 - cur);
  939. spin_unlock_bh(&rxtid->lock);
  940. } else {
  941. /*
  942. * Dequeue only those frames that are outside the
  943. * new shifted window.
  944. */
  945. if (cur >= rxtid->hold_q_sz - 1)
  946. st = cur - (rxtid->hold_q_sz - 1);
  947. else
  948. st = ATH6KL_MAX_SEQ_NO -
  949. (rxtid->hold_q_sz - 2 - cur);
  950. aggr_deque_frms(agg_conn, tid, st, 0);
  951. }
  952. stats->num_oow++;
  953. }
  954. idx = AGGR_WIN_IDX(seq_no, rxtid->hold_q_sz);
  955. node = &rxtid->hold_q[idx];
  956. spin_lock_bh(&rxtid->lock);
  957. /*
  958. * Is the cur frame duplicate or something beyond our window(hold_q
  959. * -> which is 2x, already)?
  960. *
  961. * 1. Duplicate is easy - drop incoming frame.
  962. * 2. Not falling in current sliding window.
  963. * 2a. is the frame_seq_no preceding current tid_seq_no?
  964. * -> drop the frame. perhaps sender did not get our ACK.
  965. * this is taken care of above.
  966. * 2b. is the frame_seq_no beyond window(st, TID_WINDOW_SZ);
  967. * -> Taken care of it above, by moving window forward.
  968. */
  969. dev_kfree_skb(node->skb);
  970. stats->num_dups++;
  971. node->skb = frame;
  972. is_queued = true;
  973. node->is_amsdu = is_amsdu;
  974. node->seq_no = seq_no;
  975. if (node->is_amsdu)
  976. stats->num_amsdu++;
  977. else
  978. stats->num_mpdu++;
  979. spin_unlock_bh(&rxtid->lock);
  980. aggr_deque_frms(agg_conn, tid, 0, 1);
  981. if (agg_conn->timer_scheduled)
  982. return is_queued;
  983. spin_lock_bh(&rxtid->lock);
  984. for (idx = 0 ; idx < rxtid->hold_q_sz; idx++) {
  985. if (rxtid->hold_q[idx].skb) {
  986. /*
  987. * There is a frame in the queue and no
  988. * timer so start a timer to ensure that
  989. * the frame doesn't remain stuck
  990. * forever.
  991. */
  992. agg_conn->timer_scheduled = true;
  993. mod_timer(&agg_conn->timer,
  994. (jiffies + (HZ * AGGR_RX_TIMEOUT) / 1000));
  995. rxtid->timer_mon = true;
  996. break;
  997. }
  998. }
  999. spin_unlock_bh(&rxtid->lock);
  1000. return is_queued;
  1001. }
  1002. static void ath6kl_uapsd_trigger_frame_rx(struct ath6kl_vif *vif,
  1003. struct ath6kl_sta *conn)
  1004. {
  1005. struct ath6kl *ar = vif->ar;
  1006. bool is_apsdq_empty, is_apsdq_empty_at_start;
  1007. u32 num_frames_to_deliver, flags;
  1008. struct sk_buff *skb = NULL;
  1009. /*
  1010. * If the APSD q for this STA is not empty, dequeue and
  1011. * send a pkt from the head of the q. Also update the
  1012. * More data bit in the WMI_DATA_HDR if there are
  1013. * more pkts for this STA in the APSD q.
  1014. * If there are no more pkts for this STA,
  1015. * update the APSD bitmap for this STA.
  1016. */
  1017. num_frames_to_deliver = (conn->apsd_info >> ATH6KL_APSD_NUM_OF_AC) &
  1018. ATH6KL_APSD_FRAME_MASK;
  1019. /*
  1020. * Number of frames to send in a service period is
  1021. * indicated by the station
  1022. * in the QOS_INFO of the association request
  1023. * If it is zero, send all frames
  1024. */
  1025. if (!num_frames_to_deliver)
  1026. num_frames_to_deliver = ATH6KL_APSD_ALL_FRAME;
  1027. spin_lock_bh(&conn->psq_lock);
  1028. is_apsdq_empty = skb_queue_empty(&conn->apsdq);
  1029. spin_unlock_bh(&conn->psq_lock);
  1030. is_apsdq_empty_at_start = is_apsdq_empty;
  1031. while ((!is_apsdq_empty) && (num_frames_to_deliver)) {
  1032. spin_lock_bh(&conn->psq_lock);
  1033. skb = skb_dequeue(&conn->apsdq);
  1034. is_apsdq_empty = skb_queue_empty(&conn->apsdq);
  1035. spin_unlock_bh(&conn->psq_lock);
  1036. /*
  1037. * Set the STA flag to Trigger delivery,
  1038. * so that the frame will go out
  1039. */
  1040. conn->sta_flags |= STA_PS_APSD_TRIGGER;
  1041. num_frames_to_deliver--;
  1042. /* Last frame in the service period, set EOSP or queue empty */
  1043. if ((is_apsdq_empty) || (!num_frames_to_deliver))
  1044. conn->sta_flags |= STA_PS_APSD_EOSP;
  1045. ath6kl_data_tx(skb, vif->ndev);
  1046. conn->sta_flags &= ~(STA_PS_APSD_TRIGGER);
  1047. conn->sta_flags &= ~(STA_PS_APSD_EOSP);
  1048. }
  1049. if (is_apsdq_empty) {
  1050. if (is_apsdq_empty_at_start)
  1051. flags = WMI_AP_APSD_NO_DELIVERY_FRAMES;
  1052. else
  1053. flags = 0;
  1054. ath6kl_wmi_set_apsd_bfrd_traf(ar->wmi,
  1055. vif->fw_vif_idx,
  1056. conn->aid, 0, flags);
  1057. }
  1058. return;
  1059. }
  1060. void ath6kl_rx(struct htc_target *target, struct htc_packet *packet)
  1061. {
  1062. struct ath6kl *ar = target->dev->ar;
  1063. struct sk_buff *skb = packet->pkt_cntxt;
  1064. struct wmi_rx_meta_v2 *meta;
  1065. struct wmi_data_hdr *dhdr;
  1066. int min_hdr_len;
  1067. u8 meta_type, dot11_hdr = 0;
  1068. u8 pad_before_data_start;
  1069. int status = packet->status;
  1070. enum htc_endpoint_id ept = packet->endpoint;
  1071. bool is_amsdu, prev_ps, ps_state = false;
  1072. bool trig_state = false;
  1073. struct ath6kl_sta *conn = NULL;
  1074. struct sk_buff *skb1 = NULL;
  1075. struct ethhdr *datap = NULL;
  1076. struct ath6kl_vif *vif;
  1077. struct aggr_info_conn *aggr_conn;
  1078. u16 seq_no, offset;
  1079. u8 tid, if_idx;
  1080. ath6kl_dbg(ATH6KL_DBG_WLAN_RX,
  1081. "%s: ar=0x%p eid=%d, skb=0x%p, data=0x%p, len=0x%x status:%d",
  1082. __func__, ar, ept, skb, packet->buf,
  1083. packet->act_len, status);
  1084. if (status || !(skb->data + HTC_HDR_LENGTH)) {
  1085. dev_kfree_skb(skb);
  1086. return;
  1087. }
  1088. skb_put(skb, packet->act_len + HTC_HDR_LENGTH);
  1089. skb_pull(skb, HTC_HDR_LENGTH);
  1090. ath6kl_dbg_dump(ATH6KL_DBG_RAW_BYTES, __func__, "rx ",
  1091. skb->data, skb->len);
  1092. if (ept == ar->ctrl_ep) {
  1093. if (test_bit(WMI_ENABLED, &ar->flag)) {
  1094. ath6kl_check_wow_status(ar);
  1095. ath6kl_wmi_control_rx(ar->wmi, skb);
  1096. return;
  1097. }
  1098. if_idx =
  1099. wmi_cmd_hdr_get_if_idx((struct wmi_cmd_hdr *) skb->data);
  1100. } else {
  1101. if_idx =
  1102. wmi_data_hdr_get_if_idx((struct wmi_data_hdr *) skb->data);
  1103. }
  1104. vif = ath6kl_get_vif_by_index(ar, if_idx);
  1105. if (!vif) {
  1106. dev_kfree_skb(skb);
  1107. return;
  1108. }
  1109. /*
  1110. * Take lock to protect buffer counts and adaptive power throughput
  1111. * state.
  1112. */
  1113. spin_lock_bh(&vif->if_lock);
  1114. vif->net_stats.rx_packets++;
  1115. vif->net_stats.rx_bytes += packet->act_len;
  1116. spin_unlock_bh(&vif->if_lock);
  1117. skb->dev = vif->ndev;
  1118. if (!test_bit(WMI_ENABLED, &ar->flag)) {
  1119. if (EPPING_ALIGNMENT_PAD > 0)
  1120. skb_pull(skb, EPPING_ALIGNMENT_PAD);
  1121. ath6kl_deliver_frames_to_nw_stack(vif->ndev, skb);
  1122. return;
  1123. }
  1124. ath6kl_check_wow_status(ar);
  1125. min_hdr_len = sizeof(struct ethhdr) + sizeof(struct wmi_data_hdr) +
  1126. sizeof(struct ath6kl_llc_snap_hdr);
  1127. dhdr = (struct wmi_data_hdr *) skb->data;
  1128. /*
  1129. * In the case of AP mode we may receive NULL data frames
  1130. * that do not have LLC hdr. They are 16 bytes in size.
  1131. * Allow these frames in the AP mode.
  1132. */
  1133. if (vif->nw_type != AP_NETWORK &&
  1134. ((packet->act_len < min_hdr_len) ||
  1135. (packet->act_len > WMI_MAX_AMSDU_RX_DATA_FRAME_LENGTH))) {
  1136. ath6kl_info("frame len is too short or too long\n");
  1137. vif->net_stats.rx_errors++;
  1138. vif->net_stats.rx_length_errors++;
  1139. dev_kfree_skb(skb);
  1140. return;
  1141. }
  1142. /* Get the Power save state of the STA */
  1143. if (vif->nw_type == AP_NETWORK) {
  1144. meta_type = wmi_data_hdr_get_meta(dhdr);
  1145. ps_state = !!((dhdr->info >> WMI_DATA_HDR_PS_SHIFT) &
  1146. WMI_DATA_HDR_PS_MASK);
  1147. offset = sizeof(struct wmi_data_hdr);
  1148. trig_state = !!(le16_to_cpu(dhdr->info3) & WMI_DATA_HDR_TRIG);
  1149. switch (meta_type) {
  1150. case 0:
  1151. break;
  1152. case WMI_META_VERSION_1:
  1153. offset += sizeof(struct wmi_rx_meta_v1);
  1154. break;
  1155. case WMI_META_VERSION_2:
  1156. offset += sizeof(struct wmi_rx_meta_v2);
  1157. break;
  1158. default:
  1159. break;
  1160. }
  1161. datap = (struct ethhdr *) (skb->data + offset);
  1162. conn = ath6kl_find_sta(vif, datap->h_source);
  1163. if (!conn) {
  1164. dev_kfree_skb(skb);
  1165. return;
  1166. }
  1167. /*
  1168. * If there is a change in PS state of the STA,
  1169. * take appropriate steps:
  1170. *
  1171. * 1. If Sleep-->Awake, flush the psq for the STA
  1172. * Clear the PVB for the STA.
  1173. * 2. If Awake-->Sleep, Starting queueing frames
  1174. * the STA.
  1175. */
  1176. prev_ps = !!(conn->sta_flags & STA_PS_SLEEP);
  1177. if (ps_state)
  1178. conn->sta_flags |= STA_PS_SLEEP;
  1179. else
  1180. conn->sta_flags &= ~STA_PS_SLEEP;
  1181. /* Accept trigger only when the station is in sleep */
  1182. if ((conn->sta_flags & STA_PS_SLEEP) && trig_state)
  1183. ath6kl_uapsd_trigger_frame_rx(vif, conn);
  1184. if (prev_ps ^ !!(conn->sta_flags & STA_PS_SLEEP)) {
  1185. if (!(conn->sta_flags & STA_PS_SLEEP)) {
  1186. struct sk_buff *skbuff = NULL;
  1187. bool is_apsdq_empty;
  1188. struct ath6kl_mgmt_buff *mgmt;
  1189. u8 idx;
  1190. spin_lock_bh(&conn->psq_lock);
  1191. while (conn->mgmt_psq_len > 0) {
  1192. mgmt = list_first_entry(
  1193. &conn->mgmt_psq,
  1194. struct ath6kl_mgmt_buff,
  1195. list);
  1196. list_del(&mgmt->list);
  1197. conn->mgmt_psq_len--;
  1198. spin_unlock_bh(&conn->psq_lock);
  1199. idx = vif->fw_vif_idx;
  1200. ath6kl_wmi_send_mgmt_cmd(ar->wmi,
  1201. idx,
  1202. mgmt->id,
  1203. mgmt->freq,
  1204. mgmt->wait,
  1205. mgmt->buf,
  1206. mgmt->len,
  1207. mgmt->no_cck);
  1208. kfree(mgmt);
  1209. spin_lock_bh(&conn->psq_lock);
  1210. }
  1211. conn->mgmt_psq_len = 0;
  1212. while ((skbuff = skb_dequeue(&conn->psq))) {
  1213. spin_unlock_bh(&conn->psq_lock);
  1214. ath6kl_data_tx(skbuff, vif->ndev);
  1215. spin_lock_bh(&conn->psq_lock);
  1216. }
  1217. is_apsdq_empty = skb_queue_empty(&conn->apsdq);
  1218. while ((skbuff = skb_dequeue(&conn->apsdq))) {
  1219. spin_unlock_bh(&conn->psq_lock);
  1220. ath6kl_data_tx(skbuff, vif->ndev);
  1221. spin_lock_bh(&conn->psq_lock);
  1222. }
  1223. spin_unlock_bh(&conn->psq_lock);
  1224. if (!is_apsdq_empty)
  1225. ath6kl_wmi_set_apsd_bfrd_traf(
  1226. ar->wmi,
  1227. vif->fw_vif_idx,
  1228. conn->aid, 0, 0);
  1229. /* Clear the PVB for this STA */
  1230. ath6kl_wmi_set_pvb_cmd(ar->wmi, vif->fw_vif_idx,
  1231. conn->aid, 0);
  1232. }
  1233. }
  1234. /* drop NULL data frames here */
  1235. if ((packet->act_len < min_hdr_len) ||
  1236. (packet->act_len >
  1237. WMI_MAX_AMSDU_RX_DATA_FRAME_LENGTH)) {
  1238. dev_kfree_skb(skb);
  1239. return;
  1240. }
  1241. }
  1242. is_amsdu = wmi_data_hdr_is_amsdu(dhdr) ? true : false;
  1243. tid = wmi_data_hdr_get_up(dhdr);
  1244. seq_no = wmi_data_hdr_get_seqno(dhdr);
  1245. meta_type = wmi_data_hdr_get_meta(dhdr);
  1246. dot11_hdr = wmi_data_hdr_get_dot11(dhdr);
  1247. pad_before_data_start =
  1248. (le16_to_cpu(dhdr->info3) >> WMI_DATA_HDR_PAD_BEFORE_DATA_SHIFT)
  1249. & WMI_DATA_HDR_PAD_BEFORE_DATA_MASK;
  1250. skb_pull(skb, sizeof(struct wmi_data_hdr));
  1251. switch (meta_type) {
  1252. case WMI_META_VERSION_1:
  1253. skb_pull(skb, sizeof(struct wmi_rx_meta_v1));
  1254. break;
  1255. case WMI_META_VERSION_2:
  1256. meta = (struct wmi_rx_meta_v2 *) skb->data;
  1257. if (meta->csum_flags & 0x1) {
  1258. skb->ip_summed = CHECKSUM_COMPLETE;
  1259. skb->csum = (__force __wsum) meta->csum;
  1260. }
  1261. skb_pull(skb, sizeof(struct wmi_rx_meta_v2));
  1262. break;
  1263. default:
  1264. break;
  1265. }
  1266. skb_pull(skb, pad_before_data_start);
  1267. if (dot11_hdr)
  1268. status = ath6kl_wmi_dot11_hdr_remove(ar->wmi, skb);
  1269. else if (!is_amsdu)
  1270. status = ath6kl_wmi_dot3_2_dix(skb);
  1271. if (status) {
  1272. /*
  1273. * Drop frames that could not be processed (lack of
  1274. * memory, etc.)
  1275. */
  1276. dev_kfree_skb(skb);
  1277. return;
  1278. }
  1279. if (!(vif->ndev->flags & IFF_UP)) {
  1280. dev_kfree_skb(skb);
  1281. return;
  1282. }
  1283. if (vif->nw_type == AP_NETWORK) {
  1284. datap = (struct ethhdr *) skb->data;
  1285. if (is_multicast_ether_addr(datap->h_dest))
  1286. /*
  1287. * Bcast/Mcast frames should be sent to the
  1288. * OS stack as well as on the air.
  1289. */
  1290. skb1 = skb_copy(skb, GFP_ATOMIC);
  1291. else {
  1292. /*
  1293. * Search for a connected STA with dstMac
  1294. * as the Mac address. If found send the
  1295. * frame to it on the air else send the
  1296. * frame up the stack.
  1297. */
  1298. conn = ath6kl_find_sta(vif, datap->h_dest);
  1299. if (conn && ar->intra_bss) {
  1300. skb1 = skb;
  1301. skb = NULL;
  1302. } else if (conn && !ar->intra_bss) {
  1303. dev_kfree_skb(skb);
  1304. skb = NULL;
  1305. }
  1306. }
  1307. if (skb1)
  1308. ath6kl_data_tx(skb1, vif->ndev);
  1309. if (skb == NULL) {
  1310. /* nothing to deliver up the stack */
  1311. return;
  1312. }
  1313. }
  1314. datap = (struct ethhdr *) skb->data;
  1315. if (is_unicast_ether_addr(datap->h_dest)) {
  1316. if (vif->nw_type == AP_NETWORK) {
  1317. conn = ath6kl_find_sta(vif, datap->h_source);
  1318. if (!conn)
  1319. return;
  1320. aggr_conn = conn->aggr_conn;
  1321. } else
  1322. aggr_conn = vif->aggr_cntxt->aggr_conn;
  1323. if (aggr_process_recv_frm(aggr_conn, tid, seq_no,
  1324. is_amsdu, skb)) {
  1325. /* aggregation code will handle the skb */
  1326. return;
  1327. }
  1328. } else if (!is_broadcast_ether_addr(datap->h_dest))
  1329. vif->net_stats.multicast++;
  1330. ath6kl_deliver_frames_to_nw_stack(vif->ndev, skb);
  1331. }
  1332. static void aggr_timeout(unsigned long arg)
  1333. {
  1334. u8 i, j;
  1335. struct aggr_info_conn *aggr_conn = (struct aggr_info_conn *) arg;
  1336. struct rxtid *rxtid;
  1337. struct rxtid_stats *stats;
  1338. for (i = 0; i < NUM_OF_TIDS; i++) {
  1339. rxtid = &aggr_conn->rx_tid[i];
  1340. stats = &aggr_conn->stat[i];
  1341. if (!rxtid->aggr || !rxtid->timer_mon)
  1342. continue;
  1343. stats->num_timeouts++;
  1344. ath6kl_dbg(ATH6KL_DBG_AGGR,
  1345. "aggr timeout (st %d end %d)\n",
  1346. rxtid->seq_next,
  1347. ((rxtid->seq_next + rxtid->hold_q_sz-1) &
  1348. ATH6KL_MAX_SEQ_NO));
  1349. aggr_deque_frms(aggr_conn, i, 0, 0);
  1350. }
  1351. aggr_conn->timer_scheduled = false;
  1352. for (i = 0; i < NUM_OF_TIDS; i++) {
  1353. rxtid = &aggr_conn->rx_tid[i];
  1354. if (rxtid->aggr && rxtid->hold_q) {
  1355. spin_lock_bh(&rxtid->lock);
  1356. for (j = 0; j < rxtid->hold_q_sz; j++) {
  1357. if (rxtid->hold_q[j].skb) {
  1358. aggr_conn->timer_scheduled = true;
  1359. rxtid->timer_mon = true;
  1360. break;
  1361. }
  1362. }
  1363. spin_unlock_bh(&rxtid->lock);
  1364. if (j >= rxtid->hold_q_sz)
  1365. rxtid->timer_mon = false;
  1366. }
  1367. }
  1368. if (aggr_conn->timer_scheduled)
  1369. mod_timer(&aggr_conn->timer,
  1370. jiffies + msecs_to_jiffies(AGGR_RX_TIMEOUT));
  1371. }
  1372. static void aggr_delete_tid_state(struct aggr_info_conn *aggr_conn, u8 tid)
  1373. {
  1374. struct rxtid *rxtid;
  1375. struct rxtid_stats *stats;
  1376. if (!aggr_conn || tid >= NUM_OF_TIDS)
  1377. return;
  1378. rxtid = &aggr_conn->rx_tid[tid];
  1379. stats = &aggr_conn->stat[tid];
  1380. if (rxtid->aggr)
  1381. aggr_deque_frms(aggr_conn, tid, 0, 0);
  1382. rxtid->aggr = false;
  1383. rxtid->timer_mon = false;
  1384. rxtid->win_sz = 0;
  1385. rxtid->seq_next = 0;
  1386. rxtid->hold_q_sz = 0;
  1387. kfree(rxtid->hold_q);
  1388. rxtid->hold_q = NULL;
  1389. memset(stats, 0, sizeof(struct rxtid_stats));
  1390. }
  1391. void aggr_recv_addba_req_evt(struct ath6kl_vif *vif, u8 tid_mux, u16 seq_no,
  1392. u8 win_sz)
  1393. {
  1394. struct ath6kl_sta *sta;
  1395. struct aggr_info_conn *aggr_conn = NULL;
  1396. struct rxtid *rxtid;
  1397. struct rxtid_stats *stats;
  1398. u16 hold_q_size;
  1399. u8 tid, aid;
  1400. if (vif->nw_type == AP_NETWORK) {
  1401. aid = ath6kl_get_aid(tid_mux);
  1402. sta = ath6kl_find_sta_by_aid(vif->ar, aid);
  1403. if (sta)
  1404. aggr_conn = sta->aggr_conn;
  1405. } else
  1406. aggr_conn = vif->aggr_cntxt->aggr_conn;
  1407. if (!aggr_conn)
  1408. return;
  1409. tid = ath6kl_get_tid(tid_mux);
  1410. if (tid >= NUM_OF_TIDS)
  1411. return;
  1412. rxtid = &aggr_conn->rx_tid[tid];
  1413. stats = &aggr_conn->stat[tid];
  1414. if (win_sz < AGGR_WIN_SZ_MIN || win_sz > AGGR_WIN_SZ_MAX)
  1415. ath6kl_dbg(ATH6KL_DBG_WLAN_RX, "%s: win_sz %d, tid %d\n",
  1416. __func__, win_sz, tid);
  1417. if (rxtid->aggr)
  1418. aggr_delete_tid_state(aggr_conn, tid);
  1419. rxtid->seq_next = seq_no;
  1420. hold_q_size = TID_WINDOW_SZ(win_sz) * sizeof(struct skb_hold_q);
  1421. rxtid->hold_q = kzalloc(hold_q_size, GFP_KERNEL);
  1422. if (!rxtid->hold_q)
  1423. return;
  1424. rxtid->win_sz = win_sz;
  1425. rxtid->hold_q_sz = TID_WINDOW_SZ(win_sz);
  1426. if (!skb_queue_empty(&rxtid->q))
  1427. return;
  1428. rxtid->aggr = true;
  1429. }
  1430. void aggr_conn_init(struct ath6kl_vif *vif, struct aggr_info *aggr_info,
  1431. struct aggr_info_conn *aggr_conn)
  1432. {
  1433. struct rxtid *rxtid;
  1434. u8 i;
  1435. aggr_conn->aggr_sz = AGGR_SZ_DEFAULT;
  1436. aggr_conn->dev = vif->ndev;
  1437. init_timer(&aggr_conn->timer);
  1438. aggr_conn->timer.function = aggr_timeout;
  1439. aggr_conn->timer.data = (unsigned long) aggr_conn;
  1440. aggr_conn->aggr_info = aggr_info;
  1441. aggr_conn->timer_scheduled = false;
  1442. for (i = 0; i < NUM_OF_TIDS; i++) {
  1443. rxtid = &aggr_conn->rx_tid[i];
  1444. rxtid->aggr = false;
  1445. rxtid->timer_mon = false;
  1446. skb_queue_head_init(&rxtid->q);
  1447. spin_lock_init(&rxtid->lock);
  1448. }
  1449. }
  1450. struct aggr_info *aggr_init(struct ath6kl_vif *vif)
  1451. {
  1452. struct aggr_info *p_aggr = NULL;
  1453. p_aggr = kzalloc(sizeof(struct aggr_info), GFP_KERNEL);
  1454. if (!p_aggr) {
  1455. ath6kl_err("failed to alloc memory for aggr_node\n");
  1456. return NULL;
  1457. }
  1458. p_aggr->aggr_conn = kzalloc(sizeof(struct aggr_info_conn), GFP_KERNEL);
  1459. if (!p_aggr->aggr_conn) {
  1460. ath6kl_err("failed to alloc memory for connection specific aggr info\n");
  1461. kfree(p_aggr);
  1462. return NULL;
  1463. }
  1464. aggr_conn_init(vif, p_aggr, p_aggr->aggr_conn);
  1465. skb_queue_head_init(&p_aggr->rx_amsdu_freeq);
  1466. ath6kl_alloc_netbufs(&p_aggr->rx_amsdu_freeq, AGGR_NUM_OF_FREE_NETBUFS);
  1467. return p_aggr;
  1468. }
  1469. void aggr_recv_delba_req_evt(struct ath6kl_vif *vif, u8 tid_mux)
  1470. {
  1471. struct ath6kl_sta *sta;
  1472. struct rxtid *rxtid;
  1473. struct aggr_info_conn *aggr_conn = NULL;
  1474. u8 tid, aid;
  1475. if (vif->nw_type == AP_NETWORK) {
  1476. aid = ath6kl_get_aid(tid_mux);
  1477. sta = ath6kl_find_sta_by_aid(vif->ar, aid);
  1478. if (sta)
  1479. aggr_conn = sta->aggr_conn;
  1480. } else
  1481. aggr_conn = vif->aggr_cntxt->aggr_conn;
  1482. if (!aggr_conn)
  1483. return;
  1484. tid = ath6kl_get_tid(tid_mux);
  1485. if (tid >= NUM_OF_TIDS)
  1486. return;
  1487. rxtid = &aggr_conn->rx_tid[tid];
  1488. if (rxtid->aggr)
  1489. aggr_delete_tid_state(aggr_conn, tid);
  1490. }
  1491. void aggr_reset_state(struct aggr_info_conn *aggr_conn)
  1492. {
  1493. u8 tid;
  1494. if (!aggr_conn)
  1495. return;
  1496. if (aggr_conn->timer_scheduled) {
  1497. del_timer(&aggr_conn->timer);
  1498. aggr_conn->timer_scheduled = false;
  1499. }
  1500. for (tid = 0; tid < NUM_OF_TIDS; tid++)
  1501. aggr_delete_tid_state(aggr_conn, tid);
  1502. }
  1503. /* clean up our amsdu buffer list */
  1504. void ath6kl_cleanup_amsdu_rxbufs(struct ath6kl *ar)
  1505. {
  1506. struct htc_packet *packet, *tmp_pkt;
  1507. spin_lock_bh(&ar->lock);
  1508. if (list_empty(&ar->amsdu_rx_buffer_queue)) {
  1509. spin_unlock_bh(&ar->lock);
  1510. return;
  1511. }
  1512. list_for_each_entry_safe(packet, tmp_pkt, &ar->amsdu_rx_buffer_queue,
  1513. list) {
  1514. list_del(&packet->list);
  1515. spin_unlock_bh(&ar->lock);
  1516. dev_kfree_skb(packet->pkt_cntxt);
  1517. spin_lock_bh(&ar->lock);
  1518. }
  1519. spin_unlock_bh(&ar->lock);
  1520. }
  1521. void aggr_module_destroy(struct aggr_info *aggr_info)
  1522. {
  1523. if (!aggr_info)
  1524. return;
  1525. aggr_reset_state(aggr_info->aggr_conn);
  1526. skb_queue_purge(&aggr_info->rx_amsdu_freeq);
  1527. kfree(aggr_info->aggr_conn);
  1528. kfree(aggr_info);
  1529. }