rt2x00queue.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927
  1. /*
  2. Copyright (C) 2004 - 2009 Ivo van Doorn <IvDoorn@gmail.com>
  3. Copyright (C) 2004 - 2009 Gertjan van Wingerde <gwingerde@gmail.com>
  4. <http://rt2x00.serialmonkey.com>
  5. This program is free software; you can redistribute it and/or modify
  6. it under the terms of the GNU General Public License as published by
  7. the Free Software Foundation; either version 2 of the License, or
  8. (at your option) any later version.
  9. This program is distributed in the hope that it will be useful,
  10. but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. GNU General Public License for more details.
  13. You should have received a copy of the GNU General Public License
  14. along with this program; if not, write to the
  15. Free Software Foundation, Inc.,
  16. 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
  17. */
  18. /*
  19. Module: rt2x00lib
  20. Abstract: rt2x00 queue specific routines.
  21. */
  22. #include <linux/kernel.h>
  23. #include <linux/module.h>
  24. #include <linux/dma-mapping.h>
  25. #include "rt2x00.h"
  26. #include "rt2x00lib.h"
  27. struct sk_buff *rt2x00queue_alloc_rxskb(struct rt2x00_dev *rt2x00dev,
  28. struct queue_entry *entry)
  29. {
  30. struct sk_buff *skb;
  31. struct skb_frame_desc *skbdesc;
  32. unsigned int frame_size;
  33. unsigned int head_size = 0;
  34. unsigned int tail_size = 0;
  35. /*
  36. * The frame size includes descriptor size, because the
  37. * hardware directly receive the frame into the skbuffer.
  38. */
  39. frame_size = entry->queue->data_size + entry->queue->desc_size;
  40. /*
  41. * The payload should be aligned to a 4-byte boundary,
  42. * this means we need at least 3 bytes for moving the frame
  43. * into the correct offset.
  44. */
  45. head_size = 4;
  46. /*
  47. * For IV/EIV/ICV assembly we must make sure there is
  48. * at least 8 bytes bytes available in headroom for IV/EIV
  49. * and 8 bytes for ICV data as tailroon.
  50. */
  51. if (test_bit(CONFIG_SUPPORT_HW_CRYPTO, &rt2x00dev->flags)) {
  52. head_size += 8;
  53. tail_size += 8;
  54. }
  55. /*
  56. * Allocate skbuffer.
  57. */
  58. skb = dev_alloc_skb(frame_size + head_size + tail_size);
  59. if (!skb)
  60. return NULL;
  61. /*
  62. * Make sure we not have a frame with the requested bytes
  63. * available in the head and tail.
  64. */
  65. skb_reserve(skb, head_size);
  66. skb_put(skb, frame_size);
  67. /*
  68. * Populate skbdesc.
  69. */
  70. skbdesc = get_skb_frame_desc(skb);
  71. memset(skbdesc, 0, sizeof(*skbdesc));
  72. skbdesc->entry = entry;
  73. if (test_bit(DRIVER_REQUIRE_DMA, &rt2x00dev->flags)) {
  74. skbdesc->skb_dma = dma_map_single(rt2x00dev->dev,
  75. skb->data,
  76. skb->len,
  77. DMA_FROM_DEVICE);
  78. skbdesc->flags |= SKBDESC_DMA_MAPPED_RX;
  79. }
  80. return skb;
  81. }
  82. void rt2x00queue_map_txskb(struct rt2x00_dev *rt2x00dev, struct sk_buff *skb)
  83. {
  84. struct skb_frame_desc *skbdesc = get_skb_frame_desc(skb);
  85. /*
  86. * If device has requested headroom, we should make sure that
  87. * is also mapped to the DMA so it can be used for transfering
  88. * additional descriptor information to the hardware.
  89. */
  90. skb_push(skb, rt2x00dev->hw->extra_tx_headroom);
  91. skbdesc->skb_dma =
  92. dma_map_single(rt2x00dev->dev, skb->data, skb->len, DMA_TO_DEVICE);
  93. /*
  94. * Restore data pointer to original location again.
  95. */
  96. skb_pull(skb, rt2x00dev->hw->extra_tx_headroom);
  97. skbdesc->flags |= SKBDESC_DMA_MAPPED_TX;
  98. }
  99. EXPORT_SYMBOL_GPL(rt2x00queue_map_txskb);
  100. void rt2x00queue_unmap_skb(struct rt2x00_dev *rt2x00dev, struct sk_buff *skb)
  101. {
  102. struct skb_frame_desc *skbdesc = get_skb_frame_desc(skb);
  103. if (skbdesc->flags & SKBDESC_DMA_MAPPED_RX) {
  104. dma_unmap_single(rt2x00dev->dev, skbdesc->skb_dma, skb->len,
  105. DMA_FROM_DEVICE);
  106. skbdesc->flags &= ~SKBDESC_DMA_MAPPED_RX;
  107. }
  108. if (skbdesc->flags & SKBDESC_DMA_MAPPED_TX) {
  109. /*
  110. * Add headroom to the skb length, it has been removed
  111. * by the driver, but it was actually mapped to DMA.
  112. */
  113. dma_unmap_single(rt2x00dev->dev, skbdesc->skb_dma,
  114. skb->len + rt2x00dev->hw->extra_tx_headroom,
  115. DMA_TO_DEVICE);
  116. skbdesc->flags &= ~SKBDESC_DMA_MAPPED_TX;
  117. }
  118. }
  119. void rt2x00queue_free_skb(struct rt2x00_dev *rt2x00dev, struct sk_buff *skb)
  120. {
  121. if (!skb)
  122. return;
  123. rt2x00queue_unmap_skb(rt2x00dev, skb);
  124. dev_kfree_skb_any(skb);
  125. }
  126. void rt2x00queue_align_frame(struct sk_buff *skb)
  127. {
  128. unsigned int frame_length = skb->len;
  129. unsigned int align = ALIGN_SIZE(skb, 0);
  130. if (!align)
  131. return;
  132. skb_push(skb, align);
  133. memmove(skb->data, skb->data + align, frame_length);
  134. skb_trim(skb, frame_length);
  135. }
  136. void rt2x00queue_align_payload(struct sk_buff *skb, unsigned int header_length)
  137. {
  138. unsigned int frame_length = skb->len;
  139. unsigned int align = ALIGN_SIZE(skb, header_length);
  140. if (!align)
  141. return;
  142. skb_push(skb, align);
  143. memmove(skb->data, skb->data + align, frame_length);
  144. skb_trim(skb, frame_length);
  145. }
  146. void rt2x00queue_insert_l2pad(struct sk_buff *skb, unsigned int header_length)
  147. {
  148. unsigned int frame_length = skb->len;
  149. unsigned int header_align = ALIGN_SIZE(skb, 0);
  150. unsigned int payload_align = ALIGN_SIZE(skb, header_length);
  151. unsigned int l2pad = L2PAD_SIZE(header_length);
  152. if (header_align == payload_align) {
  153. /*
  154. * Both header and payload must be moved the same
  155. * amount of bytes to align them properly. This means
  156. * we don't use the L2 padding but just move the entire
  157. * frame.
  158. */
  159. rt2x00queue_align_frame(skb);
  160. } else if (!payload_align) {
  161. /*
  162. * Simple L2 padding, only the header needs to be moved,
  163. * the payload is already properly aligned.
  164. */
  165. skb_push(skb, header_align);
  166. memmove(skb->data, skb->data + header_align, header_length);
  167. } else {
  168. /*
  169. *
  170. * Complicated L2 padding, both header and payload need
  171. * to be moved. By default we only move to the start
  172. * of the buffer, so our header alignment needs to be
  173. * increased if there is not enough room for the header
  174. * to be moved.
  175. */
  176. if (payload_align > header_align)
  177. header_align += 4;
  178. skb_push(skb, header_align);
  179. memmove(skb->data, skb->data + header_align, header_length);
  180. memmove(skb->data + header_length + l2pad,
  181. skb->data + header_length + l2pad + payload_align,
  182. frame_length - header_length);
  183. skb_trim(skb, frame_length + l2pad);
  184. }
  185. }
  186. void rt2x00queue_remove_l2pad(struct sk_buff *skb, unsigned int header_length)
  187. {
  188. unsigned int l2pad = L2PAD_SIZE(header_length);
  189. if (!l2pad)
  190. return;
  191. memmove(skb->data + l2pad, skb->data, header_length);
  192. skb_pull(skb, l2pad);
  193. }
  194. static void rt2x00queue_create_tx_descriptor_seq(struct queue_entry *entry,
  195. struct txentry_desc *txdesc)
  196. {
  197. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
  198. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)entry->skb->data;
  199. struct rt2x00_intf *intf = vif_to_intf(tx_info->control.vif);
  200. unsigned long irqflags;
  201. if (!(tx_info->flags & IEEE80211_TX_CTL_ASSIGN_SEQ) ||
  202. unlikely(!tx_info->control.vif))
  203. return;
  204. /*
  205. * Hardware should insert sequence counter.
  206. * FIXME: We insert a software sequence counter first for
  207. * hardware that doesn't support hardware sequence counting.
  208. *
  209. * This is wrong because beacons are not getting sequence
  210. * numbers assigned properly.
  211. *
  212. * A secondary problem exists for drivers that cannot toggle
  213. * sequence counting per-frame, since those will override the
  214. * sequence counter given by mac80211.
  215. */
  216. spin_lock_irqsave(&intf->seqlock, irqflags);
  217. if (test_bit(ENTRY_TXD_FIRST_FRAGMENT, &txdesc->flags))
  218. intf->seqno += 0x10;
  219. hdr->seq_ctrl &= cpu_to_le16(IEEE80211_SCTL_FRAG);
  220. hdr->seq_ctrl |= cpu_to_le16(intf->seqno);
  221. spin_unlock_irqrestore(&intf->seqlock, irqflags);
  222. __set_bit(ENTRY_TXD_GENERATE_SEQ, &txdesc->flags);
  223. }
  224. static void rt2x00queue_create_tx_descriptor_plcp(struct queue_entry *entry,
  225. struct txentry_desc *txdesc,
  226. const struct rt2x00_rate *hwrate)
  227. {
  228. struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
  229. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
  230. struct ieee80211_tx_rate *txrate = &tx_info->control.rates[0];
  231. unsigned int data_length;
  232. unsigned int duration;
  233. unsigned int residual;
  234. /* Data length + CRC + Crypto overhead (IV/EIV/ICV/MIC) */
  235. data_length = entry->skb->len + 4;
  236. data_length += rt2x00crypto_tx_overhead(rt2x00dev, entry->skb);
  237. /*
  238. * PLCP setup
  239. * Length calculation depends on OFDM/CCK rate.
  240. */
  241. txdesc->signal = hwrate->plcp;
  242. txdesc->service = 0x04;
  243. if (hwrate->flags & DEV_RATE_OFDM) {
  244. txdesc->length_high = (data_length >> 6) & 0x3f;
  245. txdesc->length_low = data_length & 0x3f;
  246. } else {
  247. /*
  248. * Convert length to microseconds.
  249. */
  250. residual = GET_DURATION_RES(data_length, hwrate->bitrate);
  251. duration = GET_DURATION(data_length, hwrate->bitrate);
  252. if (residual != 0) {
  253. duration++;
  254. /*
  255. * Check if we need to set the Length Extension
  256. */
  257. if (hwrate->bitrate == 110 && residual <= 30)
  258. txdesc->service |= 0x80;
  259. }
  260. txdesc->length_high = (duration >> 8) & 0xff;
  261. txdesc->length_low = duration & 0xff;
  262. /*
  263. * When preamble is enabled we should set the
  264. * preamble bit for the signal.
  265. */
  266. if (txrate->flags & IEEE80211_TX_RC_USE_SHORT_PREAMBLE)
  267. txdesc->signal |= 0x08;
  268. }
  269. }
  270. static void rt2x00queue_create_tx_descriptor(struct queue_entry *entry,
  271. struct txentry_desc *txdesc)
  272. {
  273. struct rt2x00_dev *rt2x00dev = entry->queue->rt2x00dev;
  274. struct ieee80211_tx_info *tx_info = IEEE80211_SKB_CB(entry->skb);
  275. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)entry->skb->data;
  276. struct ieee80211_rate *rate =
  277. ieee80211_get_tx_rate(rt2x00dev->hw, tx_info);
  278. const struct rt2x00_rate *hwrate;
  279. memset(txdesc, 0, sizeof(*txdesc));
  280. /*
  281. * Initialize information from queue
  282. */
  283. txdesc->queue = entry->queue->qid;
  284. txdesc->cw_min = entry->queue->cw_min;
  285. txdesc->cw_max = entry->queue->cw_max;
  286. txdesc->aifs = entry->queue->aifs;
  287. /*
  288. * Header and alignment information.
  289. */
  290. txdesc->header_length = ieee80211_get_hdrlen_from_skb(entry->skb);
  291. if (test_bit(DRIVER_REQUIRE_L2PAD, &rt2x00dev->flags))
  292. txdesc->l2pad = L2PAD_SIZE(txdesc->header_length);
  293. /*
  294. * Check whether this frame is to be acked.
  295. */
  296. if (!(tx_info->flags & IEEE80211_TX_CTL_NO_ACK))
  297. __set_bit(ENTRY_TXD_ACK, &txdesc->flags);
  298. /*
  299. * Check if this is a RTS/CTS frame
  300. */
  301. if (ieee80211_is_rts(hdr->frame_control) ||
  302. ieee80211_is_cts(hdr->frame_control)) {
  303. __set_bit(ENTRY_TXD_BURST, &txdesc->flags);
  304. if (ieee80211_is_rts(hdr->frame_control))
  305. __set_bit(ENTRY_TXD_RTS_FRAME, &txdesc->flags);
  306. else
  307. __set_bit(ENTRY_TXD_CTS_FRAME, &txdesc->flags);
  308. if (tx_info->control.rts_cts_rate_idx >= 0)
  309. rate =
  310. ieee80211_get_rts_cts_rate(rt2x00dev->hw, tx_info);
  311. }
  312. /*
  313. * Determine retry information.
  314. */
  315. txdesc->retry_limit = tx_info->control.rates[0].count - 1;
  316. if (txdesc->retry_limit >= rt2x00dev->long_retry)
  317. __set_bit(ENTRY_TXD_RETRY_MODE, &txdesc->flags);
  318. /*
  319. * Check if more fragments are pending
  320. */
  321. if (ieee80211_has_morefrags(hdr->frame_control) ||
  322. (tx_info->flags & IEEE80211_TX_CTL_MORE_FRAMES)) {
  323. __set_bit(ENTRY_TXD_BURST, &txdesc->flags);
  324. __set_bit(ENTRY_TXD_MORE_FRAG, &txdesc->flags);
  325. }
  326. /*
  327. * Beacons and probe responses require the tsf timestamp
  328. * to be inserted into the frame, except for a frame that has been injected
  329. * through a monitor interface. This latter is needed for testing a
  330. * monitor interface.
  331. */
  332. if ((ieee80211_is_beacon(hdr->frame_control) ||
  333. ieee80211_is_probe_resp(hdr->frame_control)) &&
  334. (!(tx_info->flags & IEEE80211_TX_CTL_INJECTED)))
  335. __set_bit(ENTRY_TXD_REQ_TIMESTAMP, &txdesc->flags);
  336. /*
  337. * Determine with what IFS priority this frame should be send.
  338. * Set ifs to IFS_SIFS when the this is not the first fragment,
  339. * or this fragment came after RTS/CTS.
  340. */
  341. if ((tx_info->flags & IEEE80211_TX_CTL_FIRST_FRAGMENT) &&
  342. !test_bit(ENTRY_TXD_RTS_FRAME, &txdesc->flags)) {
  343. __set_bit(ENTRY_TXD_FIRST_FRAGMENT, &txdesc->flags);
  344. txdesc->ifs = IFS_BACKOFF;
  345. } else
  346. txdesc->ifs = IFS_SIFS;
  347. /*
  348. * Determine rate modulation.
  349. */
  350. hwrate = rt2x00_get_rate(rate->hw_value);
  351. txdesc->rate_mode = RATE_MODE_CCK;
  352. if (hwrate->flags & DEV_RATE_OFDM)
  353. txdesc->rate_mode = RATE_MODE_OFDM;
  354. /*
  355. * Apply TX descriptor handling by components
  356. */
  357. rt2x00crypto_create_tx_descriptor(entry, txdesc);
  358. rt2x00ht_create_tx_descriptor(entry, txdesc, hwrate);
  359. rt2x00queue_create_tx_descriptor_seq(entry, txdesc);
  360. rt2x00queue_create_tx_descriptor_plcp(entry, txdesc, hwrate);
  361. }
  362. static void rt2x00queue_write_tx_descriptor(struct queue_entry *entry,
  363. struct txentry_desc *txdesc)
  364. {
  365. struct data_queue *queue = entry->queue;
  366. struct rt2x00_dev *rt2x00dev = queue->rt2x00dev;
  367. rt2x00dev->ops->lib->write_tx_desc(rt2x00dev, entry->skb, txdesc);
  368. /*
  369. * All processing on the frame has been completed, this means
  370. * it is now ready to be dumped to userspace through debugfs.
  371. */
  372. rt2x00debug_dump_frame(rt2x00dev, DUMP_FRAME_TX, entry->skb);
  373. /*
  374. * Check if we need to kick the queue, there are however a few rules
  375. * 1) Don't kick beacon queue
  376. * 2) Don't kick unless this is the last in frame in a burst.
  377. * When the burst flag is set, this frame is always followed
  378. * by another frame which in some way are related to eachother.
  379. * This is true for fragments, RTS or CTS-to-self frames.
  380. * 3) Rule 2 can be broken when the available entries
  381. * in the queue are less then a certain threshold.
  382. */
  383. if (entry->queue->qid == QID_BEACON)
  384. return;
  385. if (rt2x00queue_threshold(queue) ||
  386. !test_bit(ENTRY_TXD_BURST, &txdesc->flags))
  387. rt2x00dev->ops->lib->kick_tx_queue(rt2x00dev, queue->qid);
  388. }
  389. int rt2x00queue_write_tx_frame(struct data_queue *queue, struct sk_buff *skb,
  390. bool local)
  391. {
  392. struct ieee80211_tx_info *tx_info;
  393. struct queue_entry *entry = rt2x00queue_get_entry(queue, Q_INDEX);
  394. struct txentry_desc txdesc;
  395. struct skb_frame_desc *skbdesc;
  396. u8 rate_idx, rate_flags;
  397. if (unlikely(rt2x00queue_full(queue)))
  398. return -ENOBUFS;
  399. if (test_and_set_bit(ENTRY_OWNER_DEVICE_DATA, &entry->flags)) {
  400. ERROR(queue->rt2x00dev,
  401. "Arrived at non-free entry in the non-full queue %d.\n"
  402. "Please file bug report to %s.\n",
  403. queue->qid, DRV_PROJECT);
  404. return -EINVAL;
  405. }
  406. /*
  407. * Copy all TX descriptor information into txdesc,
  408. * after that we are free to use the skb->cb array
  409. * for our information.
  410. */
  411. entry->skb = skb;
  412. rt2x00queue_create_tx_descriptor(entry, &txdesc);
  413. /*
  414. * All information is retrieved from the skb->cb array,
  415. * now we should claim ownership of the driver part of that
  416. * array, preserving the bitrate index and flags.
  417. */
  418. tx_info = IEEE80211_SKB_CB(skb);
  419. rate_idx = tx_info->control.rates[0].idx;
  420. rate_flags = tx_info->control.rates[0].flags;
  421. skbdesc = get_skb_frame_desc(skb);
  422. memset(skbdesc, 0, sizeof(*skbdesc));
  423. skbdesc->entry = entry;
  424. skbdesc->tx_rate_idx = rate_idx;
  425. skbdesc->tx_rate_flags = rate_flags;
  426. if (local)
  427. skbdesc->flags |= SKBDESC_NOT_MAC80211;
  428. /*
  429. * When hardware encryption is supported, and this frame
  430. * is to be encrypted, we should strip the IV/EIV data from
  431. * the frame so we can provide it to the driver seperately.
  432. */
  433. if (test_bit(ENTRY_TXD_ENCRYPT, &txdesc.flags) &&
  434. !test_bit(ENTRY_TXD_ENCRYPT_IV, &txdesc.flags)) {
  435. if (test_bit(DRIVER_REQUIRE_COPY_IV, &queue->rt2x00dev->flags))
  436. rt2x00crypto_tx_copy_iv(skb, &txdesc);
  437. else
  438. rt2x00crypto_tx_remove_iv(skb, &txdesc);
  439. }
  440. /*
  441. * When DMA allocation is required we should guarentee to the
  442. * driver that the DMA is aligned to a 4-byte boundary.
  443. * However some drivers require L2 padding to pad the payload
  444. * rather then the header. This could be a requirement for
  445. * PCI and USB devices, while header alignment only is valid
  446. * for PCI devices.
  447. */
  448. if (test_bit(DRIVER_REQUIRE_L2PAD, &queue->rt2x00dev->flags))
  449. rt2x00queue_insert_l2pad(entry->skb, txdesc.header_length);
  450. else if (test_bit(DRIVER_REQUIRE_DMA, &queue->rt2x00dev->flags))
  451. rt2x00queue_align_frame(entry->skb);
  452. /*
  453. * It could be possible that the queue was corrupted and this
  454. * call failed. Since we always return NETDEV_TX_OK to mac80211,
  455. * this frame will simply be dropped.
  456. */
  457. if (unlikely(queue->rt2x00dev->ops->lib->write_tx_data(entry))) {
  458. clear_bit(ENTRY_OWNER_DEVICE_DATA, &entry->flags);
  459. entry->skb = NULL;
  460. return -EIO;
  461. }
  462. if (test_bit(DRIVER_REQUIRE_DMA, &queue->rt2x00dev->flags))
  463. rt2x00queue_map_txskb(queue->rt2x00dev, skb);
  464. set_bit(ENTRY_DATA_PENDING, &entry->flags);
  465. rt2x00queue_index_inc(queue, Q_INDEX);
  466. rt2x00queue_write_tx_descriptor(entry, &txdesc);
  467. return 0;
  468. }
  469. int rt2x00queue_update_beacon(struct rt2x00_dev *rt2x00dev,
  470. struct ieee80211_vif *vif,
  471. const bool enable_beacon)
  472. {
  473. struct rt2x00_intf *intf = vif_to_intf(vif);
  474. struct skb_frame_desc *skbdesc;
  475. struct txentry_desc txdesc;
  476. __le32 desc[16];
  477. if (unlikely(!intf->beacon))
  478. return -ENOBUFS;
  479. mutex_lock(&intf->beacon_skb_mutex);
  480. /*
  481. * Clean up the beacon skb.
  482. */
  483. rt2x00queue_free_skb(rt2x00dev, intf->beacon->skb);
  484. intf->beacon->skb = NULL;
  485. if (!enable_beacon) {
  486. rt2x00dev->ops->lib->kill_tx_queue(rt2x00dev, QID_BEACON);
  487. mutex_unlock(&intf->beacon_skb_mutex);
  488. return 0;
  489. }
  490. intf->beacon->skb = ieee80211_beacon_get(rt2x00dev->hw, vif);
  491. if (!intf->beacon->skb) {
  492. mutex_unlock(&intf->beacon_skb_mutex);
  493. return -ENOMEM;
  494. }
  495. /*
  496. * Copy all TX descriptor information into txdesc,
  497. * after that we are free to use the skb->cb array
  498. * for our information.
  499. */
  500. rt2x00queue_create_tx_descriptor(intf->beacon, &txdesc);
  501. /*
  502. * For the descriptor we use a local array from where the
  503. * driver can move it to the correct location required for
  504. * the hardware.
  505. */
  506. memset(desc, 0, sizeof(desc));
  507. /*
  508. * Fill in skb descriptor
  509. */
  510. skbdesc = get_skb_frame_desc(intf->beacon->skb);
  511. memset(skbdesc, 0, sizeof(*skbdesc));
  512. skbdesc->desc = desc;
  513. skbdesc->desc_len = intf->beacon->queue->desc_size;
  514. skbdesc->entry = intf->beacon;
  515. /*
  516. * Write TX descriptor into reserved room in front of the beacon.
  517. */
  518. rt2x00queue_write_tx_descriptor(intf->beacon, &txdesc);
  519. /*
  520. * Send beacon to hardware.
  521. * Also enable beacon generation, which might have been disabled
  522. * by the driver during the config_beacon() callback function.
  523. */
  524. rt2x00dev->ops->lib->write_beacon(intf->beacon);
  525. rt2x00dev->ops->lib->kick_tx_queue(rt2x00dev, QID_BEACON);
  526. mutex_unlock(&intf->beacon_skb_mutex);
  527. return 0;
  528. }
  529. struct data_queue *rt2x00queue_get_queue(struct rt2x00_dev *rt2x00dev,
  530. const enum data_queue_qid queue)
  531. {
  532. int atim = test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags);
  533. if (queue == QID_RX)
  534. return rt2x00dev->rx;
  535. if (queue < rt2x00dev->ops->tx_queues && rt2x00dev->tx)
  536. return &rt2x00dev->tx[queue];
  537. if (!rt2x00dev->bcn)
  538. return NULL;
  539. if (queue == QID_BEACON)
  540. return &rt2x00dev->bcn[0];
  541. else if (queue == QID_ATIM && atim)
  542. return &rt2x00dev->bcn[1];
  543. return NULL;
  544. }
  545. EXPORT_SYMBOL_GPL(rt2x00queue_get_queue);
  546. struct queue_entry *rt2x00queue_get_entry(struct data_queue *queue,
  547. enum queue_index index)
  548. {
  549. struct queue_entry *entry;
  550. unsigned long irqflags;
  551. if (unlikely(index >= Q_INDEX_MAX)) {
  552. ERROR(queue->rt2x00dev,
  553. "Entry requested from invalid index type (%d)\n", index);
  554. return NULL;
  555. }
  556. spin_lock_irqsave(&queue->lock, irqflags);
  557. entry = &queue->entries[queue->index[index]];
  558. spin_unlock_irqrestore(&queue->lock, irqflags);
  559. return entry;
  560. }
  561. EXPORT_SYMBOL_GPL(rt2x00queue_get_entry);
  562. void rt2x00queue_index_inc(struct data_queue *queue, enum queue_index index)
  563. {
  564. unsigned long irqflags;
  565. if (unlikely(index >= Q_INDEX_MAX)) {
  566. ERROR(queue->rt2x00dev,
  567. "Index change on invalid index type (%d)\n", index);
  568. return;
  569. }
  570. spin_lock_irqsave(&queue->lock, irqflags);
  571. queue->index[index]++;
  572. if (queue->index[index] >= queue->limit)
  573. queue->index[index] = 0;
  574. if (index == Q_INDEX) {
  575. queue->length++;
  576. } else if (index == Q_INDEX_DONE) {
  577. queue->length--;
  578. queue->count++;
  579. }
  580. spin_unlock_irqrestore(&queue->lock, irqflags);
  581. }
  582. static void rt2x00queue_reset(struct data_queue *queue)
  583. {
  584. unsigned long irqflags;
  585. spin_lock_irqsave(&queue->lock, irqflags);
  586. queue->count = 0;
  587. queue->length = 0;
  588. memset(queue->index, 0, sizeof(queue->index));
  589. spin_unlock_irqrestore(&queue->lock, irqflags);
  590. }
  591. void rt2x00queue_stop_queues(struct rt2x00_dev *rt2x00dev)
  592. {
  593. struct data_queue *queue;
  594. txall_queue_for_each(rt2x00dev, queue)
  595. rt2x00dev->ops->lib->kill_tx_queue(rt2x00dev, queue->qid);
  596. }
  597. void rt2x00queue_init_queues(struct rt2x00_dev *rt2x00dev)
  598. {
  599. struct data_queue *queue;
  600. unsigned int i;
  601. queue_for_each(rt2x00dev, queue) {
  602. rt2x00queue_reset(queue);
  603. for (i = 0; i < queue->limit; i++) {
  604. queue->entries[i].flags = 0;
  605. rt2x00dev->ops->lib->clear_entry(&queue->entries[i]);
  606. }
  607. }
  608. }
  609. static int rt2x00queue_alloc_entries(struct data_queue *queue,
  610. const struct data_queue_desc *qdesc)
  611. {
  612. struct queue_entry *entries;
  613. unsigned int entry_size;
  614. unsigned int i;
  615. rt2x00queue_reset(queue);
  616. queue->limit = qdesc->entry_num;
  617. queue->threshold = DIV_ROUND_UP(qdesc->entry_num, 10);
  618. queue->data_size = qdesc->data_size;
  619. queue->desc_size = qdesc->desc_size;
  620. /*
  621. * Allocate all queue entries.
  622. */
  623. entry_size = sizeof(*entries) + qdesc->priv_size;
  624. entries = kzalloc(queue->limit * entry_size, GFP_KERNEL);
  625. if (!entries)
  626. return -ENOMEM;
  627. #define QUEUE_ENTRY_PRIV_OFFSET(__base, __index, __limit, __esize, __psize) \
  628. ( ((char *)(__base)) + ((__limit) * (__esize)) + \
  629. ((__index) * (__psize)) )
  630. for (i = 0; i < queue->limit; i++) {
  631. entries[i].flags = 0;
  632. entries[i].queue = queue;
  633. entries[i].skb = NULL;
  634. entries[i].entry_idx = i;
  635. entries[i].priv_data =
  636. QUEUE_ENTRY_PRIV_OFFSET(entries, i, queue->limit,
  637. sizeof(*entries), qdesc->priv_size);
  638. }
  639. #undef QUEUE_ENTRY_PRIV_OFFSET
  640. queue->entries = entries;
  641. return 0;
  642. }
  643. static void rt2x00queue_free_skbs(struct rt2x00_dev *rt2x00dev,
  644. struct data_queue *queue)
  645. {
  646. unsigned int i;
  647. if (!queue->entries)
  648. return;
  649. for (i = 0; i < queue->limit; i++) {
  650. if (queue->entries[i].skb)
  651. rt2x00queue_free_skb(rt2x00dev, queue->entries[i].skb);
  652. }
  653. }
  654. static int rt2x00queue_alloc_rxskbs(struct rt2x00_dev *rt2x00dev,
  655. struct data_queue *queue)
  656. {
  657. unsigned int i;
  658. struct sk_buff *skb;
  659. for (i = 0; i < queue->limit; i++) {
  660. skb = rt2x00queue_alloc_rxskb(rt2x00dev, &queue->entries[i]);
  661. if (!skb)
  662. return -ENOMEM;
  663. queue->entries[i].skb = skb;
  664. }
  665. return 0;
  666. }
  667. int rt2x00queue_initialize(struct rt2x00_dev *rt2x00dev)
  668. {
  669. struct data_queue *queue;
  670. int status;
  671. status = rt2x00queue_alloc_entries(rt2x00dev->rx, rt2x00dev->ops->rx);
  672. if (status)
  673. goto exit;
  674. tx_queue_for_each(rt2x00dev, queue) {
  675. status = rt2x00queue_alloc_entries(queue, rt2x00dev->ops->tx);
  676. if (status)
  677. goto exit;
  678. }
  679. status = rt2x00queue_alloc_entries(rt2x00dev->bcn, rt2x00dev->ops->bcn);
  680. if (status)
  681. goto exit;
  682. if (test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags)) {
  683. status = rt2x00queue_alloc_entries(&rt2x00dev->bcn[1],
  684. rt2x00dev->ops->atim);
  685. if (status)
  686. goto exit;
  687. }
  688. status = rt2x00queue_alloc_rxskbs(rt2x00dev, rt2x00dev->rx);
  689. if (status)
  690. goto exit;
  691. return 0;
  692. exit:
  693. ERROR(rt2x00dev, "Queue entries allocation failed.\n");
  694. rt2x00queue_uninitialize(rt2x00dev);
  695. return status;
  696. }
  697. void rt2x00queue_uninitialize(struct rt2x00_dev *rt2x00dev)
  698. {
  699. struct data_queue *queue;
  700. rt2x00queue_free_skbs(rt2x00dev, rt2x00dev->rx);
  701. queue_for_each(rt2x00dev, queue) {
  702. kfree(queue->entries);
  703. queue->entries = NULL;
  704. }
  705. }
  706. static void rt2x00queue_init(struct rt2x00_dev *rt2x00dev,
  707. struct data_queue *queue, enum data_queue_qid qid)
  708. {
  709. spin_lock_init(&queue->lock);
  710. queue->rt2x00dev = rt2x00dev;
  711. queue->qid = qid;
  712. queue->txop = 0;
  713. queue->aifs = 2;
  714. queue->cw_min = 5;
  715. queue->cw_max = 10;
  716. }
  717. int rt2x00queue_allocate(struct rt2x00_dev *rt2x00dev)
  718. {
  719. struct data_queue *queue;
  720. enum data_queue_qid qid;
  721. unsigned int req_atim =
  722. !!test_bit(DRIVER_REQUIRE_ATIM_QUEUE, &rt2x00dev->flags);
  723. /*
  724. * We need the following queues:
  725. * RX: 1
  726. * TX: ops->tx_queues
  727. * Beacon: 1
  728. * Atim: 1 (if required)
  729. */
  730. rt2x00dev->data_queues = 2 + rt2x00dev->ops->tx_queues + req_atim;
  731. queue = kzalloc(rt2x00dev->data_queues * sizeof(*queue), GFP_KERNEL);
  732. if (!queue) {
  733. ERROR(rt2x00dev, "Queue allocation failed.\n");
  734. return -ENOMEM;
  735. }
  736. /*
  737. * Initialize pointers
  738. */
  739. rt2x00dev->rx = queue;
  740. rt2x00dev->tx = &queue[1];
  741. rt2x00dev->bcn = &queue[1 + rt2x00dev->ops->tx_queues];
  742. /*
  743. * Initialize queue parameters.
  744. * RX: qid = QID_RX
  745. * TX: qid = QID_AC_BE + index
  746. * TX: cw_min: 2^5 = 32.
  747. * TX: cw_max: 2^10 = 1024.
  748. * BCN: qid = QID_BEACON
  749. * ATIM: qid = QID_ATIM
  750. */
  751. rt2x00queue_init(rt2x00dev, rt2x00dev->rx, QID_RX);
  752. qid = QID_AC_BE;
  753. tx_queue_for_each(rt2x00dev, queue)
  754. rt2x00queue_init(rt2x00dev, queue, qid++);
  755. rt2x00queue_init(rt2x00dev, &rt2x00dev->bcn[0], QID_BEACON);
  756. if (req_atim)
  757. rt2x00queue_init(rt2x00dev, &rt2x00dev->bcn[1], QID_ATIM);
  758. return 0;
  759. }
  760. void rt2x00queue_free(struct rt2x00_dev *rt2x00dev)
  761. {
  762. kfree(rt2x00dev->rx);
  763. rt2x00dev->rx = NULL;
  764. rt2x00dev->tx = NULL;
  765. rt2x00dev->bcn = NULL;
  766. }