msdi.c 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /*
  2. * MSDI IP block reset
  3. *
  4. * Copyright (C) 2012 Texas Instruments, Inc.
  5. * Paul Walmsley
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * version 2 as published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  14. * General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  19. * 02110-1301 USA
  20. *
  21. * XXX What about pad muxing?
  22. */
  23. #include <linux/kernel.h>
  24. #include <plat/omap_hwmod.h>
  25. #include <plat/mmc.h>
  26. #include "common.h"
  27. /*
  28. * MSDI_CON_OFFSET: offset in bytes of the MSDI IP block's CON register
  29. * from the IP block's base address
  30. */
  31. #define MSDI_CON_OFFSET 0x0c
  32. /* Register bitfields in the CON register */
  33. #define MSDI_CON_POW_MASK BIT(11)
  34. #define MSDI_CON_CLKD_MASK (0x3f << 0)
  35. #define MSDI_CON_CLKD_SHIFT 0
  36. /* Maximum microseconds to wait for OMAP module to softreset */
  37. #define MAX_MODULE_SOFTRESET_WAIT 10000
  38. /* MSDI_TARGET_RESET_CLKD: clock divisor to use throughout the reset */
  39. #define MSDI_TARGET_RESET_CLKD 0x3ff
  40. /**
  41. * omap_msdi_reset - reset the MSDI IP block
  42. * @oh: struct omap_hwmod *
  43. *
  44. * The MSDI IP block on OMAP2420 has to have both the POW and CLKD
  45. * fields set inside its CON register for a reset to complete
  46. * successfully. This is not documented in the TRM. For CLKD, we use
  47. * the value that results in the lowest possible clock rate, to attempt
  48. * to avoid disturbing any cards.
  49. */
  50. int omap_msdi_reset(struct omap_hwmod *oh)
  51. {
  52. u16 v = 0;
  53. int c = 0;
  54. /* Write to the SOFTRESET bit */
  55. omap_hwmod_softreset(oh);
  56. /* Enable the MSDI core and internal clock */
  57. v |= MSDI_CON_POW_MASK;
  58. v |= MSDI_TARGET_RESET_CLKD << MSDI_CON_CLKD_SHIFT;
  59. omap_hwmod_write(v, oh, MSDI_CON_OFFSET);
  60. /* Poll on RESETDONE bit */
  61. omap_test_timeout((omap_hwmod_read(oh, oh->class->sysc->syss_offs)
  62. & SYSS_RESETDONE_MASK),
  63. MAX_MODULE_SOFTRESET_WAIT, c);
  64. if (c == MAX_MODULE_SOFTRESET_WAIT)
  65. pr_warning("%s: %s: softreset failed (waited %d usec)\n",
  66. __func__, oh->name, MAX_MODULE_SOFTRESET_WAIT);
  67. else
  68. pr_debug("%s: %s: softreset in %d usec\n", __func__,
  69. oh->name, c);
  70. /* Disable the MSDI internal clock */
  71. v &= ~MSDI_CON_CLKD_MASK;
  72. omap_hwmod_write(v, oh, MSDI_CON_OFFSET);
  73. return 0;
  74. }