qlcnic_ctx.c 38 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419
  1. /*
  2. * QLogic qlcnic NIC Driver
  3. * Copyright (c) 2009-2013 QLogic Corporation
  4. *
  5. * See LICENSE.qlcnic for copyright and licensing details.
  6. */
  7. #include "qlcnic.h"
  8. static const struct qlcnic_mailbox_metadata qlcnic_mbx_tbl[] = {
  9. {QLCNIC_CMD_CREATE_RX_CTX, 4, 1},
  10. {QLCNIC_CMD_DESTROY_RX_CTX, 2, 1},
  11. {QLCNIC_CMD_CREATE_TX_CTX, 4, 1},
  12. {QLCNIC_CMD_DESTROY_TX_CTX, 2, 1},
  13. {QLCNIC_CMD_INTRPT_TEST, 4, 1},
  14. {QLCNIC_CMD_SET_MTU, 4, 1},
  15. {QLCNIC_CMD_READ_PHY, 4, 2},
  16. {QLCNIC_CMD_WRITE_PHY, 5, 1},
  17. {QLCNIC_CMD_READ_HW_REG, 4, 1},
  18. {QLCNIC_CMD_GET_FLOW_CTL, 4, 2},
  19. {QLCNIC_CMD_SET_FLOW_CTL, 4, 1},
  20. {QLCNIC_CMD_READ_MAX_MTU, 4, 2},
  21. {QLCNIC_CMD_READ_MAX_LRO, 4, 2},
  22. {QLCNIC_CMD_MAC_ADDRESS, 4, 3},
  23. {QLCNIC_CMD_GET_PCI_INFO, 4, 1},
  24. {QLCNIC_CMD_GET_NIC_INFO, 4, 1},
  25. {QLCNIC_CMD_SET_NIC_INFO, 4, 1},
  26. {QLCNIC_CMD_GET_ESWITCH_CAPABILITY, 4, 3},
  27. {QLCNIC_CMD_TOGGLE_ESWITCH, 4, 1},
  28. {QLCNIC_CMD_GET_ESWITCH_STATUS, 4, 3},
  29. {QLCNIC_CMD_SET_PORTMIRRORING, 4, 1},
  30. {QLCNIC_CMD_CONFIGURE_ESWITCH, 4, 1},
  31. {QLCNIC_CMD_GET_MAC_STATS, 4, 1},
  32. {QLCNIC_CMD_GET_ESWITCH_PORT_CONFIG, 4, 3},
  33. {QLCNIC_CMD_GET_ESWITCH_STATS, 5, 1},
  34. {QLCNIC_CMD_CONFIG_PORT, 4, 1},
  35. {QLCNIC_CMD_TEMP_SIZE, 4, 4},
  36. {QLCNIC_CMD_GET_TEMP_HDR, 4, 1},
  37. {QLCNIC_CMD_82XX_SET_DRV_VER, 4, 1},
  38. {QLCNIC_CMD_GET_LED_STATUS, 4, 2},
  39. {QLCNIC_CMD_MQ_TX_CONFIG_INTR, 2, 3},
  40. {QLCNIC_CMD_DCB_QUERY_CAP, 1, 2},
  41. {QLCNIC_CMD_DCB_QUERY_PARAM, 4, 1},
  42. };
  43. static inline u32 qlcnic_get_cmd_signature(struct qlcnic_hardware_context *ahw)
  44. {
  45. return (ahw->pci_func & 0xff) | ((ahw->fw_hal_version & 0xff) << 8) |
  46. (0xcafe << 16);
  47. }
  48. /* Allocate mailbox registers */
  49. int qlcnic_82xx_alloc_mbx_args(struct qlcnic_cmd_args *mbx,
  50. struct qlcnic_adapter *adapter, u32 type)
  51. {
  52. int i, size;
  53. const struct qlcnic_mailbox_metadata *mbx_tbl;
  54. mbx_tbl = qlcnic_mbx_tbl;
  55. size = ARRAY_SIZE(qlcnic_mbx_tbl);
  56. for (i = 0; i < size; i++) {
  57. if (type == mbx_tbl[i].cmd) {
  58. mbx->req.num = mbx_tbl[i].in_args;
  59. mbx->rsp.num = mbx_tbl[i].out_args;
  60. mbx->req.arg = kcalloc(mbx->req.num,
  61. sizeof(u32), GFP_ATOMIC);
  62. if (!mbx->req.arg)
  63. return -ENOMEM;
  64. mbx->rsp.arg = kcalloc(mbx->rsp.num,
  65. sizeof(u32), GFP_ATOMIC);
  66. if (!mbx->rsp.arg) {
  67. kfree(mbx->req.arg);
  68. mbx->req.arg = NULL;
  69. return -ENOMEM;
  70. }
  71. memset(mbx->req.arg, 0, sizeof(u32) * mbx->req.num);
  72. memset(mbx->rsp.arg, 0, sizeof(u32) * mbx->rsp.num);
  73. mbx->req.arg[0] = type;
  74. break;
  75. }
  76. }
  77. return 0;
  78. }
  79. /* Free up mailbox registers */
  80. void qlcnic_free_mbx_args(struct qlcnic_cmd_args *cmd)
  81. {
  82. kfree(cmd->req.arg);
  83. cmd->req.arg = NULL;
  84. kfree(cmd->rsp.arg);
  85. cmd->rsp.arg = NULL;
  86. }
  87. static int qlcnic_is_valid_nic_func(struct qlcnic_adapter *adapter, u8 pci_func)
  88. {
  89. int i;
  90. for (i = 0; i < adapter->ahw->act_pci_func; i++) {
  91. if (adapter->npars[i].pci_func == pci_func)
  92. return i;
  93. }
  94. return -1;
  95. }
  96. static u32
  97. qlcnic_poll_rsp(struct qlcnic_adapter *adapter)
  98. {
  99. u32 rsp;
  100. int timeout = 0, err = 0;
  101. do {
  102. /* give atleast 1ms for firmware to respond */
  103. mdelay(1);
  104. if (++timeout > QLCNIC_OS_CRB_RETRY_COUNT)
  105. return QLCNIC_CDRP_RSP_TIMEOUT;
  106. rsp = QLCRD32(adapter, QLCNIC_CDRP_CRB_OFFSET, &err);
  107. } while (!QLCNIC_CDRP_IS_RSP(rsp));
  108. return rsp;
  109. }
  110. int qlcnic_82xx_issue_cmd(struct qlcnic_adapter *adapter,
  111. struct qlcnic_cmd_args *cmd)
  112. {
  113. int i, err = 0;
  114. u32 rsp;
  115. u32 signature;
  116. struct pci_dev *pdev = adapter->pdev;
  117. struct qlcnic_hardware_context *ahw = adapter->ahw;
  118. const char *fmt;
  119. signature = qlcnic_get_cmd_signature(ahw);
  120. /* Acquire semaphore before accessing CRB */
  121. if (qlcnic_api_lock(adapter)) {
  122. cmd->rsp.arg[0] = QLCNIC_RCODE_TIMEOUT;
  123. return cmd->rsp.arg[0];
  124. }
  125. QLCWR32(adapter, QLCNIC_SIGN_CRB_OFFSET, signature);
  126. for (i = 1; i < QLCNIC_CDRP_MAX_ARGS; i++)
  127. QLCWR32(adapter, QLCNIC_CDRP_ARG(i), cmd->req.arg[i]);
  128. QLCWR32(adapter, QLCNIC_CDRP_CRB_OFFSET,
  129. QLCNIC_CDRP_FORM_CMD(cmd->req.arg[0]));
  130. rsp = qlcnic_poll_rsp(adapter);
  131. if (rsp == QLCNIC_CDRP_RSP_TIMEOUT) {
  132. dev_err(&pdev->dev, "card response timeout.\n");
  133. cmd->rsp.arg[0] = QLCNIC_RCODE_TIMEOUT;
  134. } else if (rsp == QLCNIC_CDRP_RSP_FAIL) {
  135. cmd->rsp.arg[0] = QLCRD32(adapter, QLCNIC_CDRP_ARG(1), &err);
  136. switch (cmd->rsp.arg[0]) {
  137. case QLCNIC_RCODE_INVALID_ARGS:
  138. fmt = "CDRP invalid args: [%d]\n";
  139. break;
  140. case QLCNIC_RCODE_NOT_SUPPORTED:
  141. case QLCNIC_RCODE_NOT_IMPL:
  142. fmt = "CDRP command not supported: [%d]\n";
  143. break;
  144. case QLCNIC_RCODE_NOT_PERMITTED:
  145. fmt = "CDRP requested action not permitted: [%d]\n";
  146. break;
  147. case QLCNIC_RCODE_INVALID:
  148. fmt = "CDRP invalid or unknown cmd received: [%d]\n";
  149. break;
  150. case QLCNIC_RCODE_TIMEOUT:
  151. fmt = "CDRP command timeout: [%d]\n";
  152. break;
  153. default:
  154. fmt = "CDRP command failed: [%d]\n";
  155. break;
  156. }
  157. dev_err(&pdev->dev, fmt, cmd->rsp.arg[0]);
  158. qlcnic_dump_mbx(adapter, cmd);
  159. } else if (rsp == QLCNIC_CDRP_RSP_OK)
  160. cmd->rsp.arg[0] = QLCNIC_RCODE_SUCCESS;
  161. for (i = 1; i < cmd->rsp.num; i++)
  162. cmd->rsp.arg[i] = QLCRD32(adapter, QLCNIC_CDRP_ARG(i), &err);
  163. /* Release semaphore */
  164. qlcnic_api_unlock(adapter);
  165. return cmd->rsp.arg[0];
  166. }
  167. int qlcnic_fw_cmd_set_drv_version(struct qlcnic_adapter *adapter, u32 fw_cmd)
  168. {
  169. struct qlcnic_cmd_args cmd;
  170. u32 arg1, arg2, arg3;
  171. char drv_string[12];
  172. int err = 0;
  173. memset(drv_string, 0, sizeof(drv_string));
  174. snprintf(drv_string, sizeof(drv_string), "%d"".""%d"".""%d",
  175. _QLCNIC_LINUX_MAJOR, _QLCNIC_LINUX_MINOR,
  176. _QLCNIC_LINUX_SUBVERSION);
  177. err = qlcnic_alloc_mbx_args(&cmd, adapter, fw_cmd);
  178. if (err)
  179. return err;
  180. memcpy(&arg1, drv_string, sizeof(u32));
  181. memcpy(&arg2, drv_string + 4, sizeof(u32));
  182. memcpy(&arg3, drv_string + 8, sizeof(u32));
  183. cmd.req.arg[1] = arg1;
  184. cmd.req.arg[2] = arg2;
  185. cmd.req.arg[3] = arg3;
  186. err = qlcnic_issue_cmd(adapter, &cmd);
  187. if (err) {
  188. dev_info(&adapter->pdev->dev,
  189. "Failed to set driver version in firmware\n");
  190. err = -EIO;
  191. }
  192. qlcnic_free_mbx_args(&cmd);
  193. return err;
  194. }
  195. int
  196. qlcnic_fw_cmd_set_mtu(struct qlcnic_adapter *adapter, int mtu)
  197. {
  198. int err = 0;
  199. struct qlcnic_cmd_args cmd;
  200. struct qlcnic_recv_context *recv_ctx = adapter->recv_ctx;
  201. if (recv_ctx->state != QLCNIC_HOST_CTX_STATE_ACTIVE)
  202. return err;
  203. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_SET_MTU);
  204. if (err)
  205. return err;
  206. cmd.req.arg[1] = recv_ctx->context_id;
  207. cmd.req.arg[2] = mtu;
  208. err = qlcnic_issue_cmd(adapter, &cmd);
  209. if (err) {
  210. dev_err(&adapter->pdev->dev, "Failed to set mtu\n");
  211. err = -EIO;
  212. }
  213. qlcnic_free_mbx_args(&cmd);
  214. return err;
  215. }
  216. int qlcnic_82xx_fw_cmd_create_rx_ctx(struct qlcnic_adapter *adapter)
  217. {
  218. struct qlcnic_recv_context *recv_ctx = adapter->recv_ctx;
  219. struct qlcnic_hardware_context *ahw = adapter->ahw;
  220. dma_addr_t hostrq_phys_addr, cardrsp_phys_addr;
  221. struct net_device *netdev = adapter->netdev;
  222. u32 temp_intr_crb_mode, temp_rds_crb_mode;
  223. struct qlcnic_cardrsp_rds_ring *prsp_rds;
  224. struct qlcnic_cardrsp_sds_ring *prsp_sds;
  225. struct qlcnic_hostrq_rds_ring *prq_rds;
  226. struct qlcnic_hostrq_sds_ring *prq_sds;
  227. struct qlcnic_host_rds_ring *rds_ring;
  228. struct qlcnic_host_sds_ring *sds_ring;
  229. struct qlcnic_cardrsp_rx_ctx *prsp;
  230. struct qlcnic_hostrq_rx_ctx *prq;
  231. u8 i, nrds_rings, nsds_rings;
  232. struct qlcnic_cmd_args cmd;
  233. size_t rq_size, rsp_size;
  234. u32 cap, reg, val, reg2;
  235. u64 phys_addr;
  236. u16 temp_u16;
  237. void *addr;
  238. int err;
  239. nrds_rings = adapter->max_rds_rings;
  240. nsds_rings = adapter->drv_sds_rings;
  241. rq_size = SIZEOF_HOSTRQ_RX(struct qlcnic_hostrq_rx_ctx, nrds_rings,
  242. nsds_rings);
  243. rsp_size = SIZEOF_CARDRSP_RX(struct qlcnic_cardrsp_rx_ctx, nrds_rings,
  244. nsds_rings);
  245. addr = dma_alloc_coherent(&adapter->pdev->dev, rq_size,
  246. &hostrq_phys_addr, GFP_KERNEL);
  247. if (addr == NULL)
  248. return -ENOMEM;
  249. prq = addr;
  250. addr = dma_alloc_coherent(&adapter->pdev->dev, rsp_size,
  251. &cardrsp_phys_addr, GFP_KERNEL);
  252. if (addr == NULL) {
  253. err = -ENOMEM;
  254. goto out_free_rq;
  255. }
  256. prsp = addr;
  257. prq->host_rsp_dma_addr = cpu_to_le64(cardrsp_phys_addr);
  258. cap = (QLCNIC_CAP0_LEGACY_CONTEXT | QLCNIC_CAP0_LEGACY_MN
  259. | QLCNIC_CAP0_VALIDOFF);
  260. cap |= (QLCNIC_CAP0_JUMBO_CONTIGUOUS | QLCNIC_CAP0_LRO_CONTIGUOUS);
  261. if (qlcnic_check_multi_tx(adapter) &&
  262. !adapter->ahw->diag_test) {
  263. cap |= QLCNIC_CAP0_TX_MULTI;
  264. } else {
  265. temp_u16 = offsetof(struct qlcnic_hostrq_rx_ctx, msix_handler);
  266. prq->valid_field_offset = cpu_to_le16(temp_u16);
  267. prq->txrx_sds_binding = nsds_rings - 1;
  268. temp_intr_crb_mode = QLCNIC_HOST_INT_CRB_MODE_SHARED;
  269. prq->host_int_crb_mode = cpu_to_le32(temp_intr_crb_mode);
  270. temp_rds_crb_mode = QLCNIC_HOST_RDS_CRB_MODE_UNIQUE;
  271. prq->host_rds_crb_mode = cpu_to_le32(temp_rds_crb_mode);
  272. }
  273. prq->capabilities[0] = cpu_to_le32(cap);
  274. prq->num_rds_rings = cpu_to_le16(nrds_rings);
  275. prq->num_sds_rings = cpu_to_le16(nsds_rings);
  276. prq->rds_ring_offset = 0;
  277. val = le32_to_cpu(prq->rds_ring_offset) +
  278. (sizeof(struct qlcnic_hostrq_rds_ring) * nrds_rings);
  279. prq->sds_ring_offset = cpu_to_le32(val);
  280. prq_rds = (struct qlcnic_hostrq_rds_ring *)(prq->data +
  281. le32_to_cpu(prq->rds_ring_offset));
  282. for (i = 0; i < nrds_rings; i++) {
  283. rds_ring = &recv_ctx->rds_rings[i];
  284. rds_ring->producer = 0;
  285. prq_rds[i].host_phys_addr = cpu_to_le64(rds_ring->phys_addr);
  286. prq_rds[i].ring_size = cpu_to_le32(rds_ring->num_desc);
  287. prq_rds[i].ring_kind = cpu_to_le32(i);
  288. prq_rds[i].buff_size = cpu_to_le64(rds_ring->dma_size);
  289. }
  290. prq_sds = (struct qlcnic_hostrq_sds_ring *)(prq->data +
  291. le32_to_cpu(prq->sds_ring_offset));
  292. for (i = 0; i < nsds_rings; i++) {
  293. sds_ring = &recv_ctx->sds_rings[i];
  294. sds_ring->consumer = 0;
  295. memset(sds_ring->desc_head, 0, STATUS_DESC_RINGSIZE(sds_ring));
  296. prq_sds[i].host_phys_addr = cpu_to_le64(sds_ring->phys_addr);
  297. prq_sds[i].ring_size = cpu_to_le32(sds_ring->num_desc);
  298. if (qlcnic_check_multi_tx(adapter) &&
  299. !adapter->ahw->diag_test)
  300. prq_sds[i].msi_index = cpu_to_le16(ahw->intr_tbl[i].id);
  301. else
  302. prq_sds[i].msi_index = cpu_to_le16(i);
  303. }
  304. phys_addr = hostrq_phys_addr;
  305. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_CREATE_RX_CTX);
  306. if (err)
  307. goto out_free_rsp;
  308. cmd.req.arg[1] = MSD(phys_addr);
  309. cmd.req.arg[2] = LSD(phys_addr);
  310. cmd.req.arg[3] = rq_size;
  311. err = qlcnic_issue_cmd(adapter, &cmd);
  312. if (err) {
  313. dev_err(&adapter->pdev->dev,
  314. "Failed to create rx ctx in firmware%d\n", err);
  315. goto out_free_rsp;
  316. }
  317. prsp_rds = ((struct qlcnic_cardrsp_rds_ring *)
  318. &prsp->data[le32_to_cpu(prsp->rds_ring_offset)]);
  319. for (i = 0; i < le16_to_cpu(prsp->num_rds_rings); i++) {
  320. rds_ring = &recv_ctx->rds_rings[i];
  321. reg = le32_to_cpu(prsp_rds[i].host_producer_crb);
  322. rds_ring->crb_rcv_producer = ahw->pci_base0 + reg;
  323. }
  324. prsp_sds = ((struct qlcnic_cardrsp_sds_ring *)
  325. &prsp->data[le32_to_cpu(prsp->sds_ring_offset)]);
  326. for (i = 0; i < le16_to_cpu(prsp->num_sds_rings); i++) {
  327. sds_ring = &recv_ctx->sds_rings[i];
  328. reg = le32_to_cpu(prsp_sds[i].host_consumer_crb);
  329. if (qlcnic_check_multi_tx(adapter) && !adapter->ahw->diag_test)
  330. reg2 = ahw->intr_tbl[i].src;
  331. else
  332. reg2 = le32_to_cpu(prsp_sds[i].interrupt_crb);
  333. sds_ring->crb_intr_mask = ahw->pci_base0 + reg2;
  334. sds_ring->crb_sts_consumer = ahw->pci_base0 + reg;
  335. }
  336. recv_ctx->state = le32_to_cpu(prsp->host_ctx_state);
  337. recv_ctx->context_id = le16_to_cpu(prsp->context_id);
  338. recv_ctx->virt_port = prsp->virt_port;
  339. netdev_info(netdev, "Rx Context[%d] Created, state 0x%x\n",
  340. recv_ctx->context_id, recv_ctx->state);
  341. qlcnic_free_mbx_args(&cmd);
  342. out_free_rsp:
  343. dma_free_coherent(&adapter->pdev->dev, rsp_size, prsp,
  344. cardrsp_phys_addr);
  345. out_free_rq:
  346. dma_free_coherent(&adapter->pdev->dev, rq_size, prq, hostrq_phys_addr);
  347. return err;
  348. }
  349. void qlcnic_82xx_fw_cmd_del_rx_ctx(struct qlcnic_adapter *adapter)
  350. {
  351. int err;
  352. struct qlcnic_cmd_args cmd;
  353. struct qlcnic_recv_context *recv_ctx = adapter->recv_ctx;
  354. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_DESTROY_RX_CTX);
  355. if (err)
  356. return;
  357. cmd.req.arg[1] = recv_ctx->context_id;
  358. err = qlcnic_issue_cmd(adapter, &cmd);
  359. if (err)
  360. dev_err(&adapter->pdev->dev,
  361. "Failed to destroy rx ctx in firmware\n");
  362. recv_ctx->state = QLCNIC_HOST_CTX_STATE_FREED;
  363. qlcnic_free_mbx_args(&cmd);
  364. }
  365. int qlcnic_82xx_fw_cmd_create_tx_ctx(struct qlcnic_adapter *adapter,
  366. struct qlcnic_host_tx_ring *tx_ring,
  367. int ring)
  368. {
  369. struct qlcnic_hardware_context *ahw = adapter->ahw;
  370. struct net_device *netdev = adapter->netdev;
  371. struct qlcnic_hostrq_tx_ctx *prq;
  372. struct qlcnic_hostrq_cds_ring *prq_cds;
  373. struct qlcnic_cardrsp_tx_ctx *prsp;
  374. struct qlcnic_cmd_args cmd;
  375. u32 temp, intr_mask, temp_int_crb_mode;
  376. dma_addr_t rq_phys_addr, rsp_phys_addr;
  377. int temp_nsds_rings, index, err;
  378. void *rq_addr, *rsp_addr;
  379. size_t rq_size, rsp_size;
  380. u64 phys_addr;
  381. u16 msix_id;
  382. /* reset host resources */
  383. tx_ring->producer = 0;
  384. tx_ring->sw_consumer = 0;
  385. *(tx_ring->hw_consumer) = 0;
  386. rq_size = SIZEOF_HOSTRQ_TX(struct qlcnic_hostrq_tx_ctx);
  387. rq_addr = dma_zalloc_coherent(&adapter->pdev->dev, rq_size,
  388. &rq_phys_addr, GFP_KERNEL);
  389. if (!rq_addr)
  390. return -ENOMEM;
  391. rsp_size = SIZEOF_CARDRSP_TX(struct qlcnic_cardrsp_tx_ctx);
  392. rsp_addr = dma_zalloc_coherent(&adapter->pdev->dev, rsp_size,
  393. &rsp_phys_addr, GFP_KERNEL);
  394. if (!rsp_addr) {
  395. err = -ENOMEM;
  396. goto out_free_rq;
  397. }
  398. prq = rq_addr;
  399. prsp = rsp_addr;
  400. prq->host_rsp_dma_addr = cpu_to_le64(rsp_phys_addr);
  401. temp = (QLCNIC_CAP0_LEGACY_CONTEXT | QLCNIC_CAP0_LEGACY_MN |
  402. QLCNIC_CAP0_LSO);
  403. if (qlcnic_check_multi_tx(adapter) && !adapter->ahw->diag_test)
  404. temp |= QLCNIC_CAP0_TX_MULTI;
  405. prq->capabilities[0] = cpu_to_le32(temp);
  406. if (qlcnic_check_multi_tx(adapter) &&
  407. !adapter->ahw->diag_test) {
  408. temp_nsds_rings = adapter->drv_sds_rings;
  409. index = temp_nsds_rings + ring;
  410. msix_id = ahw->intr_tbl[index].id;
  411. prq->msi_index = cpu_to_le16(msix_id);
  412. } else {
  413. temp_int_crb_mode = QLCNIC_HOST_INT_CRB_MODE_SHARED;
  414. prq->host_int_crb_mode = cpu_to_le32(temp_int_crb_mode);
  415. prq->msi_index = 0;
  416. }
  417. prq->interrupt_ctl = 0;
  418. prq->cmd_cons_dma_addr = cpu_to_le64(tx_ring->hw_cons_phys_addr);
  419. prq_cds = &prq->cds_ring;
  420. prq_cds->host_phys_addr = cpu_to_le64(tx_ring->phys_addr);
  421. prq_cds->ring_size = cpu_to_le32(tx_ring->num_desc);
  422. phys_addr = rq_phys_addr;
  423. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_CREATE_TX_CTX);
  424. if (err)
  425. goto out_free_rsp;
  426. cmd.req.arg[1] = MSD(phys_addr);
  427. cmd.req.arg[2] = LSD(phys_addr);
  428. cmd.req.arg[3] = rq_size;
  429. err = qlcnic_issue_cmd(adapter, &cmd);
  430. if (err == QLCNIC_RCODE_SUCCESS) {
  431. tx_ring->state = le32_to_cpu(prsp->host_ctx_state);
  432. temp = le32_to_cpu(prsp->cds_ring.host_producer_crb);
  433. tx_ring->crb_cmd_producer = adapter->ahw->pci_base0 + temp;
  434. tx_ring->ctx_id = le16_to_cpu(prsp->context_id);
  435. if (qlcnic_check_multi_tx(adapter) &&
  436. !adapter->ahw->diag_test &&
  437. (adapter->flags & QLCNIC_MSIX_ENABLED)) {
  438. index = adapter->drv_sds_rings + ring;
  439. intr_mask = ahw->intr_tbl[index].src;
  440. tx_ring->crb_intr_mask = ahw->pci_base0 + intr_mask;
  441. }
  442. netdev_info(netdev, "Tx Context[0x%x] Created, state 0x%x\n",
  443. tx_ring->ctx_id, tx_ring->state);
  444. } else {
  445. netdev_err(netdev, "Failed to create tx ctx in firmware%d\n",
  446. err);
  447. err = -EIO;
  448. }
  449. qlcnic_free_mbx_args(&cmd);
  450. out_free_rsp:
  451. dma_free_coherent(&adapter->pdev->dev, rsp_size, rsp_addr,
  452. rsp_phys_addr);
  453. out_free_rq:
  454. dma_free_coherent(&adapter->pdev->dev, rq_size, rq_addr, rq_phys_addr);
  455. return err;
  456. }
  457. void qlcnic_82xx_fw_cmd_del_tx_ctx(struct qlcnic_adapter *adapter,
  458. struct qlcnic_host_tx_ring *tx_ring)
  459. {
  460. struct qlcnic_cmd_args cmd;
  461. int ret;
  462. ret = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_DESTROY_TX_CTX);
  463. if (ret)
  464. return;
  465. cmd.req.arg[1] = tx_ring->ctx_id;
  466. if (qlcnic_issue_cmd(adapter, &cmd))
  467. dev_err(&adapter->pdev->dev,
  468. "Failed to destroy tx ctx in firmware\n");
  469. qlcnic_free_mbx_args(&cmd);
  470. }
  471. int
  472. qlcnic_fw_cmd_set_port(struct qlcnic_adapter *adapter, u32 config)
  473. {
  474. int err;
  475. struct qlcnic_cmd_args cmd;
  476. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_CONFIG_PORT);
  477. if (err)
  478. return err;
  479. cmd.req.arg[1] = config;
  480. err = qlcnic_issue_cmd(adapter, &cmd);
  481. qlcnic_free_mbx_args(&cmd);
  482. return err;
  483. }
  484. int qlcnic_alloc_hw_resources(struct qlcnic_adapter *adapter)
  485. {
  486. void *addr;
  487. int err, ring;
  488. struct qlcnic_recv_context *recv_ctx;
  489. struct qlcnic_host_rds_ring *rds_ring;
  490. struct qlcnic_host_sds_ring *sds_ring;
  491. struct qlcnic_host_tx_ring *tx_ring;
  492. __le32 *ptr;
  493. struct pci_dev *pdev = adapter->pdev;
  494. recv_ctx = adapter->recv_ctx;
  495. for (ring = 0; ring < adapter->drv_tx_rings; ring++) {
  496. tx_ring = &adapter->tx_ring[ring];
  497. ptr = (__le32 *)dma_alloc_coherent(&pdev->dev, sizeof(u32),
  498. &tx_ring->hw_cons_phys_addr,
  499. GFP_KERNEL);
  500. if (ptr == NULL)
  501. return -ENOMEM;
  502. tx_ring->hw_consumer = ptr;
  503. /* cmd desc ring */
  504. addr = dma_alloc_coherent(&pdev->dev, TX_DESC_RINGSIZE(tx_ring),
  505. &tx_ring->phys_addr,
  506. GFP_KERNEL);
  507. if (addr == NULL) {
  508. err = -ENOMEM;
  509. goto err_out_free;
  510. }
  511. tx_ring->desc_head = addr;
  512. }
  513. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  514. rds_ring = &recv_ctx->rds_rings[ring];
  515. addr = dma_alloc_coherent(&adapter->pdev->dev,
  516. RCV_DESC_RINGSIZE(rds_ring),
  517. &rds_ring->phys_addr, GFP_KERNEL);
  518. if (addr == NULL) {
  519. err = -ENOMEM;
  520. goto err_out_free;
  521. }
  522. rds_ring->desc_head = addr;
  523. }
  524. for (ring = 0; ring < adapter->drv_sds_rings; ring++) {
  525. sds_ring = &recv_ctx->sds_rings[ring];
  526. addr = dma_alloc_coherent(&adapter->pdev->dev,
  527. STATUS_DESC_RINGSIZE(sds_ring),
  528. &sds_ring->phys_addr, GFP_KERNEL);
  529. if (addr == NULL) {
  530. err = -ENOMEM;
  531. goto err_out_free;
  532. }
  533. sds_ring->desc_head = addr;
  534. }
  535. return 0;
  536. err_out_free:
  537. qlcnic_free_hw_resources(adapter);
  538. return err;
  539. }
  540. int qlcnic_fw_create_ctx(struct qlcnic_adapter *dev)
  541. {
  542. int i, err, ring;
  543. if (dev->flags & QLCNIC_NEED_FLR) {
  544. pci_reset_function(dev->pdev);
  545. dev->flags &= ~QLCNIC_NEED_FLR;
  546. }
  547. if (qlcnic_83xx_check(dev) && (dev->flags & QLCNIC_MSIX_ENABLED)) {
  548. if (dev->ahw->diag_test != QLCNIC_LOOPBACK_TEST) {
  549. err = qlcnic_83xx_config_intrpt(dev, 1);
  550. if (err)
  551. return err;
  552. }
  553. }
  554. if (qlcnic_82xx_check(dev) && (dev->flags & QLCNIC_MSIX_ENABLED) &&
  555. qlcnic_check_multi_tx(dev) && !dev->ahw->diag_test) {
  556. err = qlcnic_82xx_mq_intrpt(dev, 1);
  557. if (err)
  558. return err;
  559. }
  560. err = qlcnic_fw_cmd_create_rx_ctx(dev);
  561. if (err)
  562. goto err_out;
  563. for (ring = 0; ring < dev->drv_tx_rings; ring++) {
  564. err = qlcnic_fw_cmd_create_tx_ctx(dev,
  565. &dev->tx_ring[ring],
  566. ring);
  567. if (err) {
  568. qlcnic_fw_cmd_del_rx_ctx(dev);
  569. if (ring == 0)
  570. goto err_out;
  571. for (i = 0; i < ring; i++)
  572. qlcnic_fw_cmd_del_tx_ctx(dev, &dev->tx_ring[i]);
  573. goto err_out;
  574. }
  575. }
  576. set_bit(__QLCNIC_FW_ATTACHED, &dev->state);
  577. return 0;
  578. err_out:
  579. if (qlcnic_82xx_check(dev) && (dev->flags & QLCNIC_MSIX_ENABLED) &&
  580. qlcnic_check_multi_tx(dev) && !dev->ahw->diag_test)
  581. qlcnic_82xx_config_intrpt(dev, 0);
  582. if (qlcnic_83xx_check(dev) && (dev->flags & QLCNIC_MSIX_ENABLED)) {
  583. if (dev->ahw->diag_test != QLCNIC_LOOPBACK_TEST)
  584. qlcnic_83xx_config_intrpt(dev, 0);
  585. }
  586. return err;
  587. }
  588. void qlcnic_fw_destroy_ctx(struct qlcnic_adapter *adapter)
  589. {
  590. int ring;
  591. if (test_and_clear_bit(__QLCNIC_FW_ATTACHED, &adapter->state)) {
  592. qlcnic_fw_cmd_del_rx_ctx(adapter);
  593. for (ring = 0; ring < adapter->drv_tx_rings; ring++)
  594. qlcnic_fw_cmd_del_tx_ctx(adapter,
  595. &adapter->tx_ring[ring]);
  596. if (qlcnic_82xx_check(adapter) &&
  597. (adapter->flags & QLCNIC_MSIX_ENABLED) &&
  598. qlcnic_check_multi_tx(adapter) &&
  599. !adapter->ahw->diag_test)
  600. qlcnic_82xx_config_intrpt(adapter, 0);
  601. if (qlcnic_83xx_check(adapter) &&
  602. (adapter->flags & QLCNIC_MSIX_ENABLED)) {
  603. if (adapter->ahw->diag_test != QLCNIC_LOOPBACK_TEST)
  604. qlcnic_83xx_config_intrpt(adapter, 0);
  605. }
  606. /* Allow dma queues to drain after context reset */
  607. mdelay(20);
  608. }
  609. }
  610. void qlcnic_free_hw_resources(struct qlcnic_adapter *adapter)
  611. {
  612. struct qlcnic_recv_context *recv_ctx;
  613. struct qlcnic_host_rds_ring *rds_ring;
  614. struct qlcnic_host_sds_ring *sds_ring;
  615. struct qlcnic_host_tx_ring *tx_ring;
  616. int ring;
  617. recv_ctx = adapter->recv_ctx;
  618. for (ring = 0; ring < adapter->drv_tx_rings; ring++) {
  619. tx_ring = &adapter->tx_ring[ring];
  620. if (tx_ring->hw_consumer != NULL) {
  621. dma_free_coherent(&adapter->pdev->dev, sizeof(u32),
  622. tx_ring->hw_consumer,
  623. tx_ring->hw_cons_phys_addr);
  624. tx_ring->hw_consumer = NULL;
  625. }
  626. if (tx_ring->desc_head != NULL) {
  627. dma_free_coherent(&adapter->pdev->dev,
  628. TX_DESC_RINGSIZE(tx_ring),
  629. tx_ring->desc_head,
  630. tx_ring->phys_addr);
  631. tx_ring->desc_head = NULL;
  632. }
  633. }
  634. for (ring = 0; ring < adapter->max_rds_rings; ring++) {
  635. rds_ring = &recv_ctx->rds_rings[ring];
  636. if (rds_ring->desc_head != NULL) {
  637. dma_free_coherent(&adapter->pdev->dev,
  638. RCV_DESC_RINGSIZE(rds_ring),
  639. rds_ring->desc_head,
  640. rds_ring->phys_addr);
  641. rds_ring->desc_head = NULL;
  642. }
  643. }
  644. for (ring = 0; ring < adapter->drv_sds_rings; ring++) {
  645. sds_ring = &recv_ctx->sds_rings[ring];
  646. if (sds_ring->desc_head != NULL) {
  647. dma_free_coherent(&adapter->pdev->dev,
  648. STATUS_DESC_RINGSIZE(sds_ring),
  649. sds_ring->desc_head,
  650. sds_ring->phys_addr);
  651. sds_ring->desc_head = NULL;
  652. }
  653. }
  654. }
  655. int qlcnic_82xx_config_intrpt(struct qlcnic_adapter *adapter, u8 op_type)
  656. {
  657. struct qlcnic_hardware_context *ahw = adapter->ahw;
  658. struct net_device *netdev = adapter->netdev;
  659. struct qlcnic_cmd_args cmd;
  660. u32 type, val;
  661. int i, err = 0;
  662. for (i = 0; i < ahw->num_msix; i++) {
  663. qlcnic_alloc_mbx_args(&cmd, adapter,
  664. QLCNIC_CMD_MQ_TX_CONFIG_INTR);
  665. type = op_type ? QLCNIC_INTRPT_ADD : QLCNIC_INTRPT_DEL;
  666. val = type | (ahw->intr_tbl[i].type << 4);
  667. if (ahw->intr_tbl[i].type == QLCNIC_INTRPT_MSIX)
  668. val |= (ahw->intr_tbl[i].id << 16);
  669. cmd.req.arg[1] = val;
  670. err = qlcnic_issue_cmd(adapter, &cmd);
  671. if (err) {
  672. netdev_err(netdev, "Failed to %s interrupts %d\n",
  673. op_type == QLCNIC_INTRPT_ADD ? "Add" :
  674. "Delete", err);
  675. qlcnic_free_mbx_args(&cmd);
  676. return err;
  677. }
  678. val = cmd.rsp.arg[1];
  679. if (LSB(val)) {
  680. netdev_info(netdev,
  681. "failed to configure interrupt for %d\n",
  682. ahw->intr_tbl[i].id);
  683. continue;
  684. }
  685. if (op_type) {
  686. ahw->intr_tbl[i].id = MSW(val);
  687. ahw->intr_tbl[i].enabled = 1;
  688. ahw->intr_tbl[i].src = cmd.rsp.arg[2];
  689. } else {
  690. ahw->intr_tbl[i].id = i;
  691. ahw->intr_tbl[i].enabled = 0;
  692. ahw->intr_tbl[i].src = 0;
  693. }
  694. qlcnic_free_mbx_args(&cmd);
  695. }
  696. return err;
  697. }
  698. int qlcnic_82xx_get_mac_address(struct qlcnic_adapter *adapter, u8 *mac,
  699. u8 function)
  700. {
  701. int err, i;
  702. struct qlcnic_cmd_args cmd;
  703. u32 mac_low, mac_high;
  704. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_MAC_ADDRESS);
  705. if (err)
  706. return err;
  707. cmd.req.arg[1] = function | BIT_8;
  708. err = qlcnic_issue_cmd(adapter, &cmd);
  709. if (err == QLCNIC_RCODE_SUCCESS) {
  710. mac_low = cmd.rsp.arg[1];
  711. mac_high = cmd.rsp.arg[2];
  712. for (i = 0; i < 2; i++)
  713. mac[i] = (u8) (mac_high >> ((1 - i) * 8));
  714. for (i = 2; i < 6; i++)
  715. mac[i] = (u8) (mac_low >> ((5 - i) * 8));
  716. } else {
  717. dev_err(&adapter->pdev->dev,
  718. "Failed to get mac address%d\n", err);
  719. err = -EIO;
  720. }
  721. qlcnic_free_mbx_args(&cmd);
  722. return err;
  723. }
  724. /* Get info of a NIC partition */
  725. int qlcnic_82xx_get_nic_info(struct qlcnic_adapter *adapter,
  726. struct qlcnic_info *npar_info, u8 func_id)
  727. {
  728. int err;
  729. dma_addr_t nic_dma_t;
  730. const struct qlcnic_info_le *nic_info;
  731. void *nic_info_addr;
  732. struct qlcnic_cmd_args cmd;
  733. size_t nic_size = sizeof(struct qlcnic_info_le);
  734. nic_info_addr = dma_zalloc_coherent(&adapter->pdev->dev, nic_size,
  735. &nic_dma_t, GFP_KERNEL);
  736. if (!nic_info_addr)
  737. return -ENOMEM;
  738. nic_info = nic_info_addr;
  739. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_GET_NIC_INFO);
  740. if (err)
  741. goto out_free_dma;
  742. cmd.req.arg[1] = MSD(nic_dma_t);
  743. cmd.req.arg[2] = LSD(nic_dma_t);
  744. cmd.req.arg[3] = (func_id << 16 | nic_size);
  745. err = qlcnic_issue_cmd(adapter, &cmd);
  746. if (err != QLCNIC_RCODE_SUCCESS) {
  747. dev_err(&adapter->pdev->dev,
  748. "Failed to get nic info%d\n", err);
  749. err = -EIO;
  750. } else {
  751. npar_info->pci_func = le16_to_cpu(nic_info->pci_func);
  752. npar_info->op_mode = le16_to_cpu(nic_info->op_mode);
  753. npar_info->min_tx_bw = le16_to_cpu(nic_info->min_tx_bw);
  754. npar_info->max_tx_bw = le16_to_cpu(nic_info->max_tx_bw);
  755. npar_info->phys_port = le16_to_cpu(nic_info->phys_port);
  756. npar_info->switch_mode = le16_to_cpu(nic_info->switch_mode);
  757. npar_info->max_tx_ques = le16_to_cpu(nic_info->max_tx_ques);
  758. npar_info->max_rx_ques = le16_to_cpu(nic_info->max_rx_ques);
  759. npar_info->capabilities = le32_to_cpu(nic_info->capabilities);
  760. npar_info->max_mtu = le16_to_cpu(nic_info->max_mtu);
  761. adapter->max_tx_rings = npar_info->max_tx_ques;
  762. adapter->max_sds_rings = npar_info->max_rx_ques;
  763. }
  764. qlcnic_free_mbx_args(&cmd);
  765. out_free_dma:
  766. dma_free_coherent(&adapter->pdev->dev, nic_size, nic_info_addr,
  767. nic_dma_t);
  768. return err;
  769. }
  770. /* Configure a NIC partition */
  771. int qlcnic_82xx_set_nic_info(struct qlcnic_adapter *adapter,
  772. struct qlcnic_info *nic)
  773. {
  774. int err = -EIO;
  775. dma_addr_t nic_dma_t;
  776. void *nic_info_addr;
  777. struct qlcnic_cmd_args cmd;
  778. struct qlcnic_info_le *nic_info;
  779. size_t nic_size = sizeof(struct qlcnic_info_le);
  780. if (adapter->ahw->op_mode != QLCNIC_MGMT_FUNC)
  781. return err;
  782. nic_info_addr = dma_zalloc_coherent(&adapter->pdev->dev, nic_size,
  783. &nic_dma_t, GFP_KERNEL);
  784. if (!nic_info_addr)
  785. return -ENOMEM;
  786. nic_info = nic_info_addr;
  787. nic_info->pci_func = cpu_to_le16(nic->pci_func);
  788. nic_info->op_mode = cpu_to_le16(nic->op_mode);
  789. nic_info->phys_port = cpu_to_le16(nic->phys_port);
  790. nic_info->switch_mode = cpu_to_le16(nic->switch_mode);
  791. nic_info->capabilities = cpu_to_le32(nic->capabilities);
  792. nic_info->max_mac_filters = nic->max_mac_filters;
  793. nic_info->max_tx_ques = cpu_to_le16(nic->max_tx_ques);
  794. nic_info->max_rx_ques = cpu_to_le16(nic->max_rx_ques);
  795. nic_info->min_tx_bw = cpu_to_le16(nic->min_tx_bw);
  796. nic_info->max_tx_bw = cpu_to_le16(nic->max_tx_bw);
  797. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_SET_NIC_INFO);
  798. if (err)
  799. goto out_free_dma;
  800. cmd.req.arg[1] = MSD(nic_dma_t);
  801. cmd.req.arg[2] = LSD(nic_dma_t);
  802. cmd.req.arg[3] = ((nic->pci_func << 16) | nic_size);
  803. err = qlcnic_issue_cmd(adapter, &cmd);
  804. if (err != QLCNIC_RCODE_SUCCESS) {
  805. dev_err(&adapter->pdev->dev,
  806. "Failed to set nic info%d\n", err);
  807. err = -EIO;
  808. }
  809. qlcnic_free_mbx_args(&cmd);
  810. out_free_dma:
  811. dma_free_coherent(&adapter->pdev->dev, nic_size, nic_info_addr,
  812. nic_dma_t);
  813. return err;
  814. }
  815. /* Get PCI Info of a partition */
  816. int qlcnic_82xx_get_pci_info(struct qlcnic_adapter *adapter,
  817. struct qlcnic_pci_info *pci_info)
  818. {
  819. int err = 0, i;
  820. struct qlcnic_cmd_args cmd;
  821. dma_addr_t pci_info_dma_t;
  822. struct qlcnic_pci_info_le *npar;
  823. void *pci_info_addr;
  824. size_t npar_size = sizeof(struct qlcnic_pci_info_le);
  825. size_t pci_size = npar_size * QLCNIC_MAX_PCI_FUNC;
  826. pci_info_addr = dma_zalloc_coherent(&adapter->pdev->dev, pci_size,
  827. &pci_info_dma_t, GFP_KERNEL);
  828. if (!pci_info_addr)
  829. return -ENOMEM;
  830. npar = pci_info_addr;
  831. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_GET_PCI_INFO);
  832. if (err)
  833. goto out_free_dma;
  834. cmd.req.arg[1] = MSD(pci_info_dma_t);
  835. cmd.req.arg[2] = LSD(pci_info_dma_t);
  836. cmd.req.arg[3] = pci_size;
  837. err = qlcnic_issue_cmd(adapter, &cmd);
  838. adapter->ahw->act_pci_func = 0;
  839. if (err == QLCNIC_RCODE_SUCCESS) {
  840. for (i = 0; i < QLCNIC_MAX_PCI_FUNC; i++, npar++, pci_info++) {
  841. pci_info->id = le16_to_cpu(npar->id);
  842. pci_info->active = le16_to_cpu(npar->active);
  843. pci_info->type = le16_to_cpu(npar->type);
  844. if (pci_info->type == QLCNIC_TYPE_NIC)
  845. adapter->ahw->act_pci_func++;
  846. pci_info->default_port =
  847. le16_to_cpu(npar->default_port);
  848. pci_info->tx_min_bw =
  849. le16_to_cpu(npar->tx_min_bw);
  850. pci_info->tx_max_bw =
  851. le16_to_cpu(npar->tx_max_bw);
  852. memcpy(pci_info->mac, npar->mac, ETH_ALEN);
  853. }
  854. } else {
  855. dev_err(&adapter->pdev->dev,
  856. "Failed to get PCI Info%d\n", err);
  857. err = -EIO;
  858. }
  859. qlcnic_free_mbx_args(&cmd);
  860. out_free_dma:
  861. dma_free_coherent(&adapter->pdev->dev, pci_size, pci_info_addr,
  862. pci_info_dma_t);
  863. return err;
  864. }
  865. /* Configure eSwitch for port mirroring */
  866. int qlcnic_config_port_mirroring(struct qlcnic_adapter *adapter, u8 id,
  867. u8 enable_mirroring, u8 pci_func)
  868. {
  869. struct device *dev = &adapter->pdev->dev;
  870. struct qlcnic_cmd_args cmd;
  871. int err = -EIO;
  872. u32 arg1;
  873. if (adapter->ahw->op_mode != QLCNIC_MGMT_FUNC ||
  874. !(adapter->eswitch[id].flags & QLCNIC_SWITCH_ENABLE))
  875. return err;
  876. arg1 = id | (enable_mirroring ? BIT_4 : 0);
  877. arg1 |= pci_func << 8;
  878. err = qlcnic_alloc_mbx_args(&cmd, adapter,
  879. QLCNIC_CMD_SET_PORTMIRRORING);
  880. if (err)
  881. return err;
  882. cmd.req.arg[1] = arg1;
  883. err = qlcnic_issue_cmd(adapter, &cmd);
  884. if (err != QLCNIC_RCODE_SUCCESS)
  885. dev_err(dev, "Failed to configure port mirroring for vNIC function %d on eSwitch %d\n",
  886. pci_func, id);
  887. else
  888. dev_info(dev, "Configured port mirroring for vNIC function %d on eSwitch %d\n",
  889. pci_func, id);
  890. qlcnic_free_mbx_args(&cmd);
  891. return err;
  892. }
  893. int qlcnic_get_port_stats(struct qlcnic_adapter *adapter, const u8 func,
  894. const u8 rx_tx, struct __qlcnic_esw_statistics *esw_stats) {
  895. size_t stats_size = sizeof(struct qlcnic_esw_stats_le);
  896. struct qlcnic_esw_stats_le *stats;
  897. dma_addr_t stats_dma_t;
  898. void *stats_addr;
  899. u32 arg1;
  900. struct qlcnic_cmd_args cmd;
  901. int err;
  902. if (esw_stats == NULL)
  903. return -ENOMEM;
  904. if ((adapter->ahw->op_mode != QLCNIC_MGMT_FUNC) &&
  905. (func != adapter->ahw->pci_func)) {
  906. dev_err(&adapter->pdev->dev,
  907. "Not privilege to query stats for func=%d", func);
  908. return -EIO;
  909. }
  910. stats_addr = dma_zalloc_coherent(&adapter->pdev->dev, stats_size,
  911. &stats_dma_t, GFP_KERNEL);
  912. if (!stats_addr)
  913. return -ENOMEM;
  914. arg1 = func | QLCNIC_STATS_VERSION << 8 | QLCNIC_STATS_PORT << 12;
  915. arg1 |= rx_tx << 15 | stats_size << 16;
  916. err = qlcnic_alloc_mbx_args(&cmd, adapter,
  917. QLCNIC_CMD_GET_ESWITCH_STATS);
  918. if (err)
  919. goto out_free_dma;
  920. cmd.req.arg[1] = arg1;
  921. cmd.req.arg[2] = MSD(stats_dma_t);
  922. cmd.req.arg[3] = LSD(stats_dma_t);
  923. err = qlcnic_issue_cmd(adapter, &cmd);
  924. if (!err) {
  925. stats = stats_addr;
  926. esw_stats->context_id = le16_to_cpu(stats->context_id);
  927. esw_stats->version = le16_to_cpu(stats->version);
  928. esw_stats->size = le16_to_cpu(stats->size);
  929. esw_stats->multicast_frames =
  930. le64_to_cpu(stats->multicast_frames);
  931. esw_stats->broadcast_frames =
  932. le64_to_cpu(stats->broadcast_frames);
  933. esw_stats->unicast_frames = le64_to_cpu(stats->unicast_frames);
  934. esw_stats->dropped_frames = le64_to_cpu(stats->dropped_frames);
  935. esw_stats->local_frames = le64_to_cpu(stats->local_frames);
  936. esw_stats->errors = le64_to_cpu(stats->errors);
  937. esw_stats->numbytes = le64_to_cpu(stats->numbytes);
  938. }
  939. qlcnic_free_mbx_args(&cmd);
  940. out_free_dma:
  941. dma_free_coherent(&adapter->pdev->dev, stats_size, stats_addr,
  942. stats_dma_t);
  943. return err;
  944. }
  945. /* This routine will retrieve the MAC statistics from firmware */
  946. int qlcnic_get_mac_stats(struct qlcnic_adapter *adapter,
  947. struct qlcnic_mac_statistics *mac_stats)
  948. {
  949. struct qlcnic_mac_statistics_le *stats;
  950. struct qlcnic_cmd_args cmd;
  951. size_t stats_size = sizeof(struct qlcnic_mac_statistics_le);
  952. dma_addr_t stats_dma_t;
  953. void *stats_addr;
  954. int err;
  955. if (mac_stats == NULL)
  956. return -ENOMEM;
  957. stats_addr = dma_zalloc_coherent(&adapter->pdev->dev, stats_size,
  958. &stats_dma_t, GFP_KERNEL);
  959. if (!stats_addr)
  960. return -ENOMEM;
  961. err = qlcnic_alloc_mbx_args(&cmd, adapter, QLCNIC_CMD_GET_MAC_STATS);
  962. if (err)
  963. goto out_free_dma;
  964. cmd.req.arg[1] = stats_size << 16;
  965. cmd.req.arg[2] = MSD(stats_dma_t);
  966. cmd.req.arg[3] = LSD(stats_dma_t);
  967. err = qlcnic_issue_cmd(adapter, &cmd);
  968. if (!err) {
  969. stats = stats_addr;
  970. mac_stats->mac_tx_frames = le64_to_cpu(stats->mac_tx_frames);
  971. mac_stats->mac_tx_bytes = le64_to_cpu(stats->mac_tx_bytes);
  972. mac_stats->mac_tx_mcast_pkts =
  973. le64_to_cpu(stats->mac_tx_mcast_pkts);
  974. mac_stats->mac_tx_bcast_pkts =
  975. le64_to_cpu(stats->mac_tx_bcast_pkts);
  976. mac_stats->mac_rx_frames = le64_to_cpu(stats->mac_rx_frames);
  977. mac_stats->mac_rx_bytes = le64_to_cpu(stats->mac_rx_bytes);
  978. mac_stats->mac_rx_mcast_pkts =
  979. le64_to_cpu(stats->mac_rx_mcast_pkts);
  980. mac_stats->mac_rx_length_error =
  981. le64_to_cpu(stats->mac_rx_length_error);
  982. mac_stats->mac_rx_length_small =
  983. le64_to_cpu(stats->mac_rx_length_small);
  984. mac_stats->mac_rx_length_large =
  985. le64_to_cpu(stats->mac_rx_length_large);
  986. mac_stats->mac_rx_jabber = le64_to_cpu(stats->mac_rx_jabber);
  987. mac_stats->mac_rx_dropped = le64_to_cpu(stats->mac_rx_dropped);
  988. mac_stats->mac_rx_crc_error = le64_to_cpu(stats->mac_rx_crc_error);
  989. } else {
  990. dev_err(&adapter->pdev->dev,
  991. "%s: Get mac stats failed, err=%d.\n", __func__, err);
  992. }
  993. qlcnic_free_mbx_args(&cmd);
  994. out_free_dma:
  995. dma_free_coherent(&adapter->pdev->dev, stats_size, stats_addr,
  996. stats_dma_t);
  997. return err;
  998. }
  999. int qlcnic_get_eswitch_stats(struct qlcnic_adapter *adapter, const u8 eswitch,
  1000. const u8 rx_tx, struct __qlcnic_esw_statistics *esw_stats) {
  1001. struct __qlcnic_esw_statistics port_stats;
  1002. u8 i;
  1003. int ret = -EIO;
  1004. if (esw_stats == NULL)
  1005. return -ENOMEM;
  1006. if (adapter->ahw->op_mode != QLCNIC_MGMT_FUNC)
  1007. return -EIO;
  1008. if (adapter->npars == NULL)
  1009. return -EIO;
  1010. memset(esw_stats, 0, sizeof(u64));
  1011. esw_stats->unicast_frames = QLCNIC_STATS_NOT_AVAIL;
  1012. esw_stats->multicast_frames = QLCNIC_STATS_NOT_AVAIL;
  1013. esw_stats->broadcast_frames = QLCNIC_STATS_NOT_AVAIL;
  1014. esw_stats->dropped_frames = QLCNIC_STATS_NOT_AVAIL;
  1015. esw_stats->errors = QLCNIC_STATS_NOT_AVAIL;
  1016. esw_stats->local_frames = QLCNIC_STATS_NOT_AVAIL;
  1017. esw_stats->numbytes = QLCNIC_STATS_NOT_AVAIL;
  1018. esw_stats->context_id = eswitch;
  1019. for (i = 0; i < adapter->ahw->act_pci_func; i++) {
  1020. if (adapter->npars[i].phy_port != eswitch)
  1021. continue;
  1022. memset(&port_stats, 0, sizeof(struct __qlcnic_esw_statistics));
  1023. if (qlcnic_get_port_stats(adapter, adapter->npars[i].pci_func,
  1024. rx_tx, &port_stats))
  1025. continue;
  1026. esw_stats->size = port_stats.size;
  1027. esw_stats->version = port_stats.version;
  1028. QLCNIC_ADD_ESW_STATS(esw_stats->unicast_frames,
  1029. port_stats.unicast_frames);
  1030. QLCNIC_ADD_ESW_STATS(esw_stats->multicast_frames,
  1031. port_stats.multicast_frames);
  1032. QLCNIC_ADD_ESW_STATS(esw_stats->broadcast_frames,
  1033. port_stats.broadcast_frames);
  1034. QLCNIC_ADD_ESW_STATS(esw_stats->dropped_frames,
  1035. port_stats.dropped_frames);
  1036. QLCNIC_ADD_ESW_STATS(esw_stats->errors,
  1037. port_stats.errors);
  1038. QLCNIC_ADD_ESW_STATS(esw_stats->local_frames,
  1039. port_stats.local_frames);
  1040. QLCNIC_ADD_ESW_STATS(esw_stats->numbytes,
  1041. port_stats.numbytes);
  1042. ret = 0;
  1043. }
  1044. return ret;
  1045. }
  1046. int qlcnic_clear_esw_stats(struct qlcnic_adapter *adapter, const u8 func_esw,
  1047. const u8 port, const u8 rx_tx)
  1048. {
  1049. int err;
  1050. u32 arg1;
  1051. struct qlcnic_cmd_args cmd;
  1052. if (adapter->ahw->op_mode != QLCNIC_MGMT_FUNC)
  1053. return -EIO;
  1054. if (func_esw == QLCNIC_STATS_PORT) {
  1055. if (port >= QLCNIC_MAX_PCI_FUNC)
  1056. goto err_ret;
  1057. } else if (func_esw == QLCNIC_STATS_ESWITCH) {
  1058. if (port >= QLCNIC_NIU_MAX_XG_PORTS)
  1059. goto err_ret;
  1060. } else {
  1061. goto err_ret;
  1062. }
  1063. if (rx_tx > QLCNIC_QUERY_TX_COUNTER)
  1064. goto err_ret;
  1065. arg1 = port | QLCNIC_STATS_VERSION << 8 | func_esw << 12;
  1066. arg1 |= BIT_14 | rx_tx << 15;
  1067. err = qlcnic_alloc_mbx_args(&cmd, adapter,
  1068. QLCNIC_CMD_GET_ESWITCH_STATS);
  1069. if (err)
  1070. return err;
  1071. cmd.req.arg[1] = arg1;
  1072. err = qlcnic_issue_cmd(adapter, &cmd);
  1073. qlcnic_free_mbx_args(&cmd);
  1074. return err;
  1075. err_ret:
  1076. dev_err(&adapter->pdev->dev,
  1077. "Invalid args func_esw %d port %d rx_ctx %d\n",
  1078. func_esw, port, rx_tx);
  1079. return -EIO;
  1080. }
  1081. static int __qlcnic_get_eswitch_port_config(struct qlcnic_adapter *adapter,
  1082. u32 *arg1, u32 *arg2)
  1083. {
  1084. struct device *dev = &adapter->pdev->dev;
  1085. struct qlcnic_cmd_args cmd;
  1086. u8 pci_func = *arg1 >> 8;
  1087. int err;
  1088. err = qlcnic_alloc_mbx_args(&cmd, adapter,
  1089. QLCNIC_CMD_GET_ESWITCH_PORT_CONFIG);
  1090. if (err)
  1091. return err;
  1092. cmd.req.arg[1] = *arg1;
  1093. err = qlcnic_issue_cmd(adapter, &cmd);
  1094. *arg1 = cmd.rsp.arg[1];
  1095. *arg2 = cmd.rsp.arg[2];
  1096. qlcnic_free_mbx_args(&cmd);
  1097. if (err == QLCNIC_RCODE_SUCCESS)
  1098. dev_info(dev, "Get eSwitch port config for vNIC function %d\n",
  1099. pci_func);
  1100. else
  1101. dev_err(dev, "Failed to get eswitch port config for vNIC function %d\n",
  1102. pci_func);
  1103. return err;
  1104. }
  1105. /* Configure eSwitch port
  1106. op_mode = 0 for setting default port behavior
  1107. op_mode = 1 for setting vlan id
  1108. op_mode = 2 for deleting vlan id
  1109. op_type = 0 for vlan_id
  1110. op_type = 1 for port vlan_id
  1111. */
  1112. int qlcnic_config_switch_port(struct qlcnic_adapter *adapter,
  1113. struct qlcnic_esw_func_cfg *esw_cfg)
  1114. {
  1115. struct device *dev = &adapter->pdev->dev;
  1116. struct qlcnic_cmd_args cmd;
  1117. int err = -EIO, index;
  1118. u32 arg1, arg2 = 0;
  1119. u8 pci_func;
  1120. if (adapter->ahw->op_mode != QLCNIC_MGMT_FUNC)
  1121. return err;
  1122. pci_func = esw_cfg->pci_func;
  1123. index = qlcnic_is_valid_nic_func(adapter, pci_func);
  1124. if (index < 0)
  1125. return err;
  1126. arg1 = (adapter->npars[index].phy_port & BIT_0);
  1127. arg1 |= (pci_func << 8);
  1128. if (__qlcnic_get_eswitch_port_config(adapter, &arg1, &arg2))
  1129. return err;
  1130. arg1 &= ~(0x0ff << 8);
  1131. arg1 |= (pci_func << 8);
  1132. arg1 &= ~(BIT_2 | BIT_3);
  1133. switch (esw_cfg->op_mode) {
  1134. case QLCNIC_PORT_DEFAULTS:
  1135. arg1 |= (BIT_4 | BIT_6 | BIT_7);
  1136. arg2 |= (BIT_0 | BIT_1);
  1137. if (adapter->ahw->capabilities & QLCNIC_FW_CAPABILITY_TSO)
  1138. arg2 |= (BIT_2 | BIT_3);
  1139. if (!(esw_cfg->discard_tagged))
  1140. arg1 &= ~BIT_4;
  1141. if (!(esw_cfg->promisc_mode))
  1142. arg1 &= ~BIT_6;
  1143. if (!(esw_cfg->mac_override))
  1144. arg1 &= ~BIT_7;
  1145. if (!(esw_cfg->mac_anti_spoof))
  1146. arg2 &= ~BIT_0;
  1147. if (!(esw_cfg->offload_flags & BIT_0))
  1148. arg2 &= ~(BIT_1 | BIT_2 | BIT_3);
  1149. if (!(esw_cfg->offload_flags & BIT_1))
  1150. arg2 &= ~BIT_2;
  1151. if (!(esw_cfg->offload_flags & BIT_2))
  1152. arg2 &= ~BIT_3;
  1153. break;
  1154. case QLCNIC_ADD_VLAN:
  1155. arg1 |= (BIT_2 | BIT_5);
  1156. arg1 |= (esw_cfg->vlan_id << 16);
  1157. break;
  1158. case QLCNIC_DEL_VLAN:
  1159. arg1 |= (BIT_3 | BIT_5);
  1160. arg1 &= ~(0x0ffff << 16);
  1161. break;
  1162. default:
  1163. return err;
  1164. }
  1165. err = qlcnic_alloc_mbx_args(&cmd, adapter,
  1166. QLCNIC_CMD_CONFIGURE_ESWITCH);
  1167. if (err)
  1168. return err;
  1169. cmd.req.arg[1] = arg1;
  1170. cmd.req.arg[2] = arg2;
  1171. err = qlcnic_issue_cmd(adapter, &cmd);
  1172. qlcnic_free_mbx_args(&cmd);
  1173. if (err != QLCNIC_RCODE_SUCCESS)
  1174. dev_err(dev, "Failed to configure eswitch for vNIC function %d\n",
  1175. pci_func);
  1176. else
  1177. dev_info(dev, "Configured eSwitch for vNIC function %d\n",
  1178. pci_func);
  1179. return err;
  1180. }
  1181. int
  1182. qlcnic_get_eswitch_port_config(struct qlcnic_adapter *adapter,
  1183. struct qlcnic_esw_func_cfg *esw_cfg)
  1184. {
  1185. u32 arg1, arg2;
  1186. int index;
  1187. u8 phy_port;
  1188. if (adapter->ahw->op_mode == QLCNIC_MGMT_FUNC) {
  1189. index = qlcnic_is_valid_nic_func(adapter, esw_cfg->pci_func);
  1190. if (index < 0)
  1191. return -EIO;
  1192. phy_port = adapter->npars[index].phy_port;
  1193. } else {
  1194. phy_port = adapter->ahw->physical_port;
  1195. }
  1196. arg1 = phy_port;
  1197. arg1 |= (esw_cfg->pci_func << 8);
  1198. if (__qlcnic_get_eswitch_port_config(adapter, &arg1, &arg2))
  1199. return -EIO;
  1200. esw_cfg->discard_tagged = !!(arg1 & BIT_4);
  1201. esw_cfg->host_vlan_tag = !!(arg1 & BIT_5);
  1202. esw_cfg->promisc_mode = !!(arg1 & BIT_6);
  1203. esw_cfg->mac_override = !!(arg1 & BIT_7);
  1204. esw_cfg->vlan_id = LSW(arg1 >> 16);
  1205. esw_cfg->mac_anti_spoof = (arg2 & 0x1);
  1206. esw_cfg->offload_flags = ((arg2 >> 1) & 0x7);
  1207. return 0;
  1208. }