ehci-q.c 36 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301
  1. /*
  2. * Copyright (C) 2001-2004 by David Brownell
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms of the GNU General Public License as published by the
  6. * Free Software Foundation; either version 2 of the License, or (at your
  7. * option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful, but
  10. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  11. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  12. * for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software Foundation,
  16. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  17. */
  18. /* this file is part of ehci-hcd.c */
  19. /*-------------------------------------------------------------------------*/
  20. /*
  21. * EHCI hardware queue manipulation ... the core. QH/QTD manipulation.
  22. *
  23. * Control, bulk, and interrupt traffic all use "qh" lists. They list "qtd"
  24. * entries describing USB transactions, max 16-20kB/entry (with 4kB-aligned
  25. * buffers needed for the larger number). We use one QH per endpoint, queue
  26. * multiple urbs (all three types) per endpoint. URBs may need several qtds.
  27. *
  28. * ISO traffic uses "ISO TD" (itd, and sitd) records, and (along with
  29. * interrupts) needs careful scheduling. Performance improvements can be
  30. * an ongoing challenge. That's in "ehci-sched.c".
  31. *
  32. * USB 1.1 devices are handled (a) by "companion" OHCI or UHCI root hubs,
  33. * or otherwise through transaction translators (TTs) in USB 2.0 hubs using
  34. * (b) special fields in qh entries or (c) split iso entries. TTs will
  35. * buffer low/full speed data so the host collects it at high speed.
  36. */
  37. /*-------------------------------------------------------------------------*/
  38. /* fill a qtd, returning how much of the buffer we were able to queue up */
  39. static int
  40. qtd_fill(struct ehci_hcd *ehci, struct ehci_qtd *qtd, dma_addr_t buf,
  41. size_t len, int token, int maxpacket)
  42. {
  43. int i, count;
  44. u64 addr = buf;
  45. /* one buffer entry per 4K ... first might be short or unaligned */
  46. qtd->hw_buf[0] = cpu_to_hc32(ehci, (u32)addr);
  47. qtd->hw_buf_hi[0] = cpu_to_hc32(ehci, (u32)(addr >> 32));
  48. count = 0x1000 - (buf & 0x0fff); /* rest of that page */
  49. if (likely (len < count)) /* ... iff needed */
  50. count = len;
  51. else {
  52. buf += 0x1000;
  53. buf &= ~0x0fff;
  54. /* per-qtd limit: from 16K to 20K (best alignment) */
  55. for (i = 1; count < len && i < 5; i++) {
  56. addr = buf;
  57. qtd->hw_buf[i] = cpu_to_hc32(ehci, (u32)addr);
  58. qtd->hw_buf_hi[i] = cpu_to_hc32(ehci,
  59. (u32)(addr >> 32));
  60. buf += 0x1000;
  61. if ((count + 0x1000) < len)
  62. count += 0x1000;
  63. else
  64. count = len;
  65. }
  66. /* short packets may only terminate transfers */
  67. if (count != len)
  68. count -= (count % maxpacket);
  69. }
  70. qtd->hw_token = cpu_to_hc32(ehci, (count << 16) | token);
  71. qtd->length = count;
  72. return count;
  73. }
  74. /*-------------------------------------------------------------------------*/
  75. static inline void
  76. qh_update (struct ehci_hcd *ehci, struct ehci_qh *qh, struct ehci_qtd *qtd)
  77. {
  78. struct ehci_qh_hw *hw = qh->hw;
  79. /* writes to an active overlay are unsafe */
  80. BUG_ON(qh->qh_state != QH_STATE_IDLE);
  81. hw->hw_qtd_next = QTD_NEXT(ehci, qtd->qtd_dma);
  82. hw->hw_alt_next = EHCI_LIST_END(ehci);
  83. /* Except for control endpoints, we make hardware maintain data
  84. * toggle (like OHCI) ... here (re)initialize the toggle in the QH,
  85. * and set the pseudo-toggle in udev. Only usb_clear_halt() will
  86. * ever clear it.
  87. */
  88. if (!(hw->hw_info1 & cpu_to_hc32(ehci, 1 << 14))) {
  89. unsigned is_out, epnum;
  90. is_out = !(qtd->hw_token & cpu_to_hc32(ehci, 1 << 8));
  91. epnum = (hc32_to_cpup(ehci, &hw->hw_info1) >> 8) & 0x0f;
  92. if (unlikely (!usb_gettoggle (qh->dev, epnum, is_out))) {
  93. hw->hw_token &= ~cpu_to_hc32(ehci, QTD_TOGGLE);
  94. usb_settoggle (qh->dev, epnum, is_out, 1);
  95. }
  96. }
  97. /* HC must see latest qtd and qh data before we clear ACTIVE+HALT */
  98. wmb ();
  99. hw->hw_token &= cpu_to_hc32(ehci, QTD_TOGGLE | QTD_STS_PING);
  100. }
  101. /* if it weren't for a common silicon quirk (writing the dummy into the qh
  102. * overlay, so qh->hw_token wrongly becomes inactive/halted), only fault
  103. * recovery (including urb dequeue) would need software changes to a QH...
  104. */
  105. static void
  106. qh_refresh (struct ehci_hcd *ehci, struct ehci_qh *qh)
  107. {
  108. struct ehci_qtd *qtd;
  109. if (list_empty (&qh->qtd_list))
  110. qtd = qh->dummy;
  111. else {
  112. qtd = list_entry (qh->qtd_list.next,
  113. struct ehci_qtd, qtd_list);
  114. /* first qtd may already be partially processed */
  115. if (cpu_to_hc32(ehci, qtd->qtd_dma) == qh->hw->hw_current)
  116. qtd = NULL;
  117. }
  118. if (qtd)
  119. qh_update (ehci, qh, qtd);
  120. }
  121. /*-------------------------------------------------------------------------*/
  122. static void qh_link_async(struct ehci_hcd *ehci, struct ehci_qh *qh);
  123. static void ehci_clear_tt_buffer_complete(struct usb_hcd *hcd,
  124. struct usb_host_endpoint *ep)
  125. {
  126. struct ehci_hcd *ehci = hcd_to_ehci(hcd);
  127. struct ehci_qh *qh = ep->hcpriv;
  128. unsigned long flags;
  129. spin_lock_irqsave(&ehci->lock, flags);
  130. qh->clearing_tt = 0;
  131. if (qh->qh_state == QH_STATE_IDLE && !list_empty(&qh->qtd_list)
  132. && HC_IS_RUNNING(hcd->state))
  133. qh_link_async(ehci, qh);
  134. spin_unlock_irqrestore(&ehci->lock, flags);
  135. }
  136. static void ehci_clear_tt_buffer(struct ehci_hcd *ehci, struct ehci_qh *qh,
  137. struct urb *urb, u32 token)
  138. {
  139. /* If an async split transaction gets an error or is unlinked,
  140. * the TT buffer may be left in an indeterminate state. We
  141. * have to clear the TT buffer.
  142. *
  143. * Note: this routine is never called for Isochronous transfers.
  144. */
  145. if (urb->dev->tt && !usb_pipeint(urb->pipe) && !qh->clearing_tt) {
  146. #ifdef DEBUG
  147. struct usb_device *tt = urb->dev->tt->hub;
  148. dev_dbg(&tt->dev,
  149. "clear tt buffer port %d, a%d ep%d t%08x\n",
  150. urb->dev->ttport, urb->dev->devnum,
  151. usb_pipeendpoint(urb->pipe), token);
  152. #endif /* DEBUG */
  153. if (!ehci_is_TDI(ehci)
  154. || urb->dev->tt->hub !=
  155. ehci_to_hcd(ehci)->self.root_hub) {
  156. if (usb_hub_clear_tt_buffer(urb) == 0)
  157. qh->clearing_tt = 1;
  158. } else {
  159. /* REVISIT ARC-derived cores don't clear the root
  160. * hub TT buffer in this way...
  161. */
  162. }
  163. }
  164. }
  165. static int qtd_copy_status (
  166. struct ehci_hcd *ehci,
  167. struct urb *urb,
  168. size_t length,
  169. u32 token
  170. )
  171. {
  172. int status = -EINPROGRESS;
  173. /* count IN/OUT bytes, not SETUP (even short packets) */
  174. if (likely (QTD_PID (token) != 2))
  175. urb->actual_length += length - QTD_LENGTH (token);
  176. /* don't modify error codes */
  177. if (unlikely(urb->unlinked))
  178. return status;
  179. /* force cleanup after short read; not always an error */
  180. if (unlikely (IS_SHORT_READ (token)))
  181. status = -EREMOTEIO;
  182. /* serious "can't proceed" faults reported by the hardware */
  183. if (token & QTD_STS_HALT) {
  184. if (token & QTD_STS_BABBLE) {
  185. /* FIXME "must" disable babbling device's port too */
  186. status = -EOVERFLOW;
  187. /* CERR nonzero + halt --> stall */
  188. } else if (QTD_CERR(token)) {
  189. status = -EPIPE;
  190. /* In theory, more than one of the following bits can be set
  191. * since they are sticky and the transaction is retried.
  192. * Which to test first is rather arbitrary.
  193. */
  194. } else if (token & QTD_STS_MMF) {
  195. /* fs/ls interrupt xfer missed the complete-split */
  196. status = -EPROTO;
  197. } else if (token & QTD_STS_DBE) {
  198. status = (QTD_PID (token) == 1) /* IN ? */
  199. ? -ENOSR /* hc couldn't read data */
  200. : -ECOMM; /* hc couldn't write data */
  201. } else if (token & QTD_STS_XACT) {
  202. /* timeout, bad CRC, wrong PID, etc */
  203. ehci_dbg(ehci, "devpath %s ep%d%s 3strikes\n",
  204. urb->dev->devpath,
  205. usb_pipeendpoint(urb->pipe),
  206. usb_pipein(urb->pipe) ? "in" : "out");
  207. status = -EPROTO;
  208. } else { /* unknown */
  209. status = -EPROTO;
  210. }
  211. ehci_vdbg (ehci,
  212. "dev%d ep%d%s qtd token %08x --> status %d\n",
  213. usb_pipedevice (urb->pipe),
  214. usb_pipeendpoint (urb->pipe),
  215. usb_pipein (urb->pipe) ? "in" : "out",
  216. token, status);
  217. }
  218. return status;
  219. }
  220. static void
  221. ehci_urb_done(struct ehci_hcd *ehci, struct urb *urb, int status)
  222. __releases(ehci->lock)
  223. __acquires(ehci->lock)
  224. {
  225. if (likely (urb->hcpriv != NULL)) {
  226. struct ehci_qh *qh = (struct ehci_qh *) urb->hcpriv;
  227. /* S-mask in a QH means it's an interrupt urb */
  228. if ((qh->hw->hw_info2 & cpu_to_hc32(ehci, QH_SMASK)) != 0) {
  229. /* ... update hc-wide periodic stats (for usbfs) */
  230. ehci_to_hcd(ehci)->self.bandwidth_int_reqs--;
  231. }
  232. qh_put (qh);
  233. }
  234. if (unlikely(urb->unlinked)) {
  235. COUNT(ehci->stats.unlink);
  236. } else {
  237. /* report non-error and short read status as zero */
  238. if (status == -EINPROGRESS || status == -EREMOTEIO)
  239. status = 0;
  240. COUNT(ehci->stats.complete);
  241. }
  242. #ifdef EHCI_URB_TRACE
  243. ehci_dbg (ehci,
  244. "%s %s urb %p ep%d%s status %d len %d/%d\n",
  245. __func__, urb->dev->devpath, urb,
  246. usb_pipeendpoint (urb->pipe),
  247. usb_pipein (urb->pipe) ? "in" : "out",
  248. status,
  249. urb->actual_length, urb->transfer_buffer_length);
  250. #endif
  251. /* complete() can reenter this HCD */
  252. usb_hcd_unlink_urb_from_ep(ehci_to_hcd(ehci), urb);
  253. spin_unlock (&ehci->lock);
  254. usb_hcd_giveback_urb(ehci_to_hcd(ehci), urb, status);
  255. spin_lock (&ehci->lock);
  256. }
  257. static void start_unlink_async (struct ehci_hcd *ehci, struct ehci_qh *qh);
  258. static void unlink_async (struct ehci_hcd *ehci, struct ehci_qh *qh);
  259. static int qh_schedule (struct ehci_hcd *ehci, struct ehci_qh *qh);
  260. /*
  261. * Process and free completed qtds for a qh, returning URBs to drivers.
  262. * Chases up to qh->hw_current. Returns number of completions called,
  263. * indicating how much "real" work we did.
  264. */
  265. static unsigned
  266. qh_completions (struct ehci_hcd *ehci, struct ehci_qh *qh)
  267. {
  268. struct ehci_qtd *last, *end = qh->dummy;
  269. struct list_head *entry, *tmp;
  270. int last_status;
  271. int stopped;
  272. unsigned count = 0;
  273. u8 state;
  274. struct ehci_qh_hw *hw = qh->hw;
  275. if (unlikely (list_empty (&qh->qtd_list)))
  276. return count;
  277. /* completions (or tasks on other cpus) must never clobber HALT
  278. * till we've gone through and cleaned everything up, even when
  279. * they add urbs to this qh's queue or mark them for unlinking.
  280. *
  281. * NOTE: unlinking expects to be done in queue order.
  282. *
  283. * It's a bug for qh->qh_state to be anything other than
  284. * QH_STATE_IDLE, unless our caller is scan_async() or
  285. * scan_periodic().
  286. */
  287. state = qh->qh_state;
  288. qh->qh_state = QH_STATE_COMPLETING;
  289. stopped = (state == QH_STATE_IDLE);
  290. rescan:
  291. last = NULL;
  292. last_status = -EINPROGRESS;
  293. qh->needs_rescan = 0;
  294. /* remove de-activated QTDs from front of queue.
  295. * after faults (including short reads), cleanup this urb
  296. * then let the queue advance.
  297. * if queue is stopped, handles unlinks.
  298. */
  299. list_for_each_safe (entry, tmp, &qh->qtd_list) {
  300. struct ehci_qtd *qtd;
  301. struct urb *urb;
  302. u32 token = 0;
  303. qtd = list_entry (entry, struct ehci_qtd, qtd_list);
  304. urb = qtd->urb;
  305. /* clean up any state from previous QTD ...*/
  306. if (last) {
  307. if (likely (last->urb != urb)) {
  308. ehci_urb_done(ehci, last->urb, last_status);
  309. count++;
  310. last_status = -EINPROGRESS;
  311. }
  312. ehci_qtd_free (ehci, last);
  313. last = NULL;
  314. }
  315. /* ignore urbs submitted during completions we reported */
  316. if (qtd == end)
  317. break;
  318. /* hardware copies qtd out of qh overlay */
  319. rmb ();
  320. token = hc32_to_cpu(ehci, qtd->hw_token);
  321. /* always clean up qtds the hc de-activated */
  322. retry_xacterr:
  323. if ((token & QTD_STS_ACTIVE) == 0) {
  324. /* on STALL, error, and short reads this urb must
  325. * complete and all its qtds must be recycled.
  326. */
  327. if ((token & QTD_STS_HALT) != 0) {
  328. /* retry transaction errors until we
  329. * reach the software xacterr limit
  330. */
  331. if ((token & QTD_STS_XACT) &&
  332. QTD_CERR(token) == 0 &&
  333. ++qh->xacterrs < QH_XACTERR_MAX &&
  334. !urb->unlinked) {
  335. ehci_dbg(ehci,
  336. "detected XactErr len %zu/%zu retry %d\n",
  337. qtd->length - QTD_LENGTH(token), qtd->length, qh->xacterrs);
  338. /* reset the token in the qtd and the
  339. * qh overlay (which still contains
  340. * the qtd) so that we pick up from
  341. * where we left off
  342. */
  343. token &= ~QTD_STS_HALT;
  344. token |= QTD_STS_ACTIVE |
  345. (EHCI_TUNE_CERR << 10);
  346. qtd->hw_token = cpu_to_hc32(ehci,
  347. token);
  348. wmb();
  349. hw->hw_token = cpu_to_hc32(ehci,
  350. token);
  351. goto retry_xacterr;
  352. }
  353. stopped = 1;
  354. /* magic dummy for some short reads; qh won't advance.
  355. * that silicon quirk can kick in with this dummy too.
  356. *
  357. * other short reads won't stop the queue, including
  358. * control transfers (status stage handles that) or
  359. * most other single-qtd reads ... the queue stops if
  360. * URB_SHORT_NOT_OK was set so the driver submitting
  361. * the urbs could clean it up.
  362. */
  363. } else if (IS_SHORT_READ (token)
  364. && !(qtd->hw_alt_next
  365. & EHCI_LIST_END(ehci))) {
  366. stopped = 1;
  367. }
  368. /* stop scanning when we reach qtds the hc is using */
  369. } else if (likely (!stopped
  370. && HC_IS_RUNNING (ehci_to_hcd(ehci)->state))) {
  371. break;
  372. /* scan the whole queue for unlinks whenever it stops */
  373. } else {
  374. stopped = 1;
  375. /* cancel everything if we halt, suspend, etc */
  376. if (!HC_IS_RUNNING(ehci_to_hcd(ehci)->state))
  377. last_status = -ESHUTDOWN;
  378. /* this qtd is active; skip it unless a previous qtd
  379. * for its urb faulted, or its urb was canceled.
  380. */
  381. else if (last_status == -EINPROGRESS && !urb->unlinked)
  382. continue;
  383. /* qh unlinked; token in overlay may be most current */
  384. if (state == QH_STATE_IDLE
  385. && cpu_to_hc32(ehci, qtd->qtd_dma)
  386. == hw->hw_current) {
  387. token = hc32_to_cpu(ehci, hw->hw_token);
  388. /* An unlink may leave an incomplete
  389. * async transaction in the TT buffer.
  390. * We have to clear it.
  391. */
  392. ehci_clear_tt_buffer(ehci, qh, urb, token);
  393. }
  394. }
  395. /* unless we already know the urb's status, collect qtd status
  396. * and update count of bytes transferred. in common short read
  397. * cases with only one data qtd (including control transfers),
  398. * queue processing won't halt. but with two or more qtds (for
  399. * example, with a 32 KB transfer), when the first qtd gets a
  400. * short read the second must be removed by hand.
  401. */
  402. if (last_status == -EINPROGRESS) {
  403. last_status = qtd_copy_status(ehci, urb,
  404. qtd->length, token);
  405. if (last_status == -EREMOTEIO
  406. && (qtd->hw_alt_next
  407. & EHCI_LIST_END(ehci)))
  408. last_status = -EINPROGRESS;
  409. /* As part of low/full-speed endpoint-halt processing
  410. * we must clear the TT buffer (11.17.5).
  411. */
  412. if (unlikely(last_status != -EINPROGRESS &&
  413. last_status != -EREMOTEIO)) {
  414. /* The TT's in some hubs malfunction when they
  415. * receive this request following a STALL (they
  416. * stop sending isochronous packets). Since a
  417. * STALL can't leave the TT buffer in a busy
  418. * state (if you believe Figures 11-48 - 11-51
  419. * in the USB 2.0 spec), we won't clear the TT
  420. * buffer in this case. Strictly speaking this
  421. * is a violation of the spec.
  422. */
  423. if (last_status != -EPIPE)
  424. ehci_clear_tt_buffer(ehci, qh, urb,
  425. token);
  426. }
  427. }
  428. /* if we're removing something not at the queue head,
  429. * patch the hardware queue pointer.
  430. */
  431. if (stopped && qtd->qtd_list.prev != &qh->qtd_list) {
  432. last = list_entry (qtd->qtd_list.prev,
  433. struct ehci_qtd, qtd_list);
  434. last->hw_next = qtd->hw_next;
  435. }
  436. /* remove qtd; it's recycled after possible urb completion */
  437. list_del (&qtd->qtd_list);
  438. last = qtd;
  439. /* reinit the xacterr counter for the next qtd */
  440. qh->xacterrs = 0;
  441. }
  442. /* last urb's completion might still need calling */
  443. if (likely (last != NULL)) {
  444. ehci_urb_done(ehci, last->urb, last_status);
  445. count++;
  446. ehci_qtd_free (ehci, last);
  447. }
  448. /* Do we need to rescan for URBs dequeued during a giveback? */
  449. if (unlikely(qh->needs_rescan)) {
  450. /* If the QH is already unlinked, do the rescan now. */
  451. if (state == QH_STATE_IDLE)
  452. goto rescan;
  453. /* Otherwise we have to wait until the QH is fully unlinked.
  454. * Our caller will start an unlink if qh->needs_rescan is
  455. * set. But if an unlink has already started, nothing needs
  456. * to be done.
  457. */
  458. if (state != QH_STATE_LINKED)
  459. qh->needs_rescan = 0;
  460. }
  461. /* restore original state; caller must unlink or relink */
  462. qh->qh_state = state;
  463. /* be sure the hardware's done with the qh before refreshing
  464. * it after fault cleanup, or recovering from silicon wrongly
  465. * overlaying the dummy qtd (which reduces DMA chatter).
  466. */
  467. if (stopped != 0 || hw->hw_qtd_next == EHCI_LIST_END(ehci)) {
  468. switch (state) {
  469. case QH_STATE_IDLE:
  470. qh_refresh(ehci, qh);
  471. break;
  472. case QH_STATE_LINKED:
  473. /* We won't refresh a QH that's linked (after the HC
  474. * stopped the queue). That avoids a race:
  475. * - HC reads first part of QH;
  476. * - CPU updates that first part and the token;
  477. * - HC reads rest of that QH, including token
  478. * Result: HC gets an inconsistent image, and then
  479. * DMAs to/from the wrong memory (corrupting it).
  480. *
  481. * That should be rare for interrupt transfers,
  482. * except maybe high bandwidth ...
  483. */
  484. /* Tell the caller to start an unlink */
  485. qh->needs_rescan = 1;
  486. break;
  487. /* otherwise, unlink already started */
  488. }
  489. }
  490. return count;
  491. }
  492. /*-------------------------------------------------------------------------*/
  493. // high bandwidth multiplier, as encoded in highspeed endpoint descriptors
  494. #define hb_mult(wMaxPacketSize) (1 + (((wMaxPacketSize) >> 11) & 0x03))
  495. // ... and packet size, for any kind of endpoint descriptor
  496. #define max_packet(wMaxPacketSize) ((wMaxPacketSize) & 0x07ff)
  497. /*
  498. * reverse of qh_urb_transaction: free a list of TDs.
  499. * used for cleanup after errors, before HC sees an URB's TDs.
  500. */
  501. static void qtd_list_free (
  502. struct ehci_hcd *ehci,
  503. struct urb *urb,
  504. struct list_head *qtd_list
  505. ) {
  506. struct list_head *entry, *temp;
  507. list_for_each_safe (entry, temp, qtd_list) {
  508. struct ehci_qtd *qtd;
  509. qtd = list_entry (entry, struct ehci_qtd, qtd_list);
  510. list_del (&qtd->qtd_list);
  511. ehci_qtd_free (ehci, qtd);
  512. }
  513. }
  514. /*
  515. * create a list of filled qtds for this URB; won't link into qh.
  516. */
  517. static struct list_head *
  518. qh_urb_transaction (
  519. struct ehci_hcd *ehci,
  520. struct urb *urb,
  521. struct list_head *head,
  522. gfp_t flags
  523. ) {
  524. struct ehci_qtd *qtd, *qtd_prev;
  525. dma_addr_t buf;
  526. int len, this_sg_len, maxpacket;
  527. int is_input;
  528. u32 token;
  529. int i;
  530. struct scatterlist *sg;
  531. /*
  532. * URBs map to sequences of QTDs: one logical transaction
  533. */
  534. qtd = ehci_qtd_alloc (ehci, flags);
  535. if (unlikely (!qtd))
  536. return NULL;
  537. list_add_tail (&qtd->qtd_list, head);
  538. qtd->urb = urb;
  539. token = QTD_STS_ACTIVE;
  540. token |= (EHCI_TUNE_CERR << 10);
  541. /* for split transactions, SplitXState initialized to zero */
  542. len = urb->transfer_buffer_length;
  543. is_input = usb_pipein (urb->pipe);
  544. if (usb_pipecontrol (urb->pipe)) {
  545. /* SETUP pid */
  546. qtd_fill(ehci, qtd, urb->setup_dma,
  547. sizeof (struct usb_ctrlrequest),
  548. token | (2 /* "setup" */ << 8), 8);
  549. /* ... and always at least one more pid */
  550. token ^= QTD_TOGGLE;
  551. qtd_prev = qtd;
  552. qtd = ehci_qtd_alloc (ehci, flags);
  553. if (unlikely (!qtd))
  554. goto cleanup;
  555. qtd->urb = urb;
  556. qtd_prev->hw_next = QTD_NEXT(ehci, qtd->qtd_dma);
  557. list_add_tail (&qtd->qtd_list, head);
  558. /* for zero length DATA stages, STATUS is always IN */
  559. if (len == 0)
  560. token |= (1 /* "in" */ << 8);
  561. }
  562. /*
  563. * data transfer stage: buffer setup
  564. */
  565. i = urb->num_sgs;
  566. if (len > 0 && i > 0) {
  567. sg = urb->sg;
  568. buf = sg_dma_address(sg);
  569. /* urb->transfer_buffer_length may be smaller than the
  570. * size of the scatterlist (or vice versa)
  571. */
  572. this_sg_len = min_t(int, sg_dma_len(sg), len);
  573. } else {
  574. sg = NULL;
  575. buf = urb->transfer_dma;
  576. this_sg_len = len;
  577. }
  578. if (is_input)
  579. token |= (1 /* "in" */ << 8);
  580. /* else it's already initted to "out" pid (0 << 8) */
  581. maxpacket = max_packet(usb_maxpacket(urb->dev, urb->pipe, !is_input));
  582. /*
  583. * buffer gets wrapped in one or more qtds;
  584. * last one may be "short" (including zero len)
  585. * and may serve as a control status ack
  586. */
  587. for (;;) {
  588. int this_qtd_len;
  589. this_qtd_len = qtd_fill(ehci, qtd, buf, this_sg_len, token,
  590. maxpacket);
  591. this_sg_len -= this_qtd_len;
  592. len -= this_qtd_len;
  593. buf += this_qtd_len;
  594. /*
  595. * short reads advance to a "magic" dummy instead of the next
  596. * qtd ... that forces the queue to stop, for manual cleanup.
  597. * (this will usually be overridden later.)
  598. */
  599. if (is_input)
  600. qtd->hw_alt_next = ehci->async->hw->hw_alt_next;
  601. /* qh makes control packets use qtd toggle; maybe switch it */
  602. if ((maxpacket & (this_qtd_len + (maxpacket - 1))) == 0)
  603. token ^= QTD_TOGGLE;
  604. if (likely(this_sg_len <= 0)) {
  605. if (--i <= 0 || len <= 0)
  606. break;
  607. sg = sg_next(sg);
  608. buf = sg_dma_address(sg);
  609. this_sg_len = min_t(int, sg_dma_len(sg), len);
  610. }
  611. qtd_prev = qtd;
  612. qtd = ehci_qtd_alloc (ehci, flags);
  613. if (unlikely (!qtd))
  614. goto cleanup;
  615. qtd->urb = urb;
  616. qtd_prev->hw_next = QTD_NEXT(ehci, qtd->qtd_dma);
  617. list_add_tail (&qtd->qtd_list, head);
  618. }
  619. /*
  620. * unless the caller requires manual cleanup after short reads,
  621. * have the alt_next mechanism keep the queue running after the
  622. * last data qtd (the only one, for control and most other cases).
  623. */
  624. if (likely ((urb->transfer_flags & URB_SHORT_NOT_OK) == 0
  625. || usb_pipecontrol (urb->pipe)))
  626. qtd->hw_alt_next = EHCI_LIST_END(ehci);
  627. /*
  628. * control requests may need a terminating data "status" ack;
  629. * bulk ones may need a terminating short packet (zero length).
  630. */
  631. if (likely (urb->transfer_buffer_length != 0)) {
  632. int one_more = 0;
  633. if (usb_pipecontrol (urb->pipe)) {
  634. one_more = 1;
  635. token ^= 0x0100; /* "in" <--> "out" */
  636. token |= QTD_TOGGLE; /* force DATA1 */
  637. } else if (usb_pipebulk (urb->pipe)
  638. && (urb->transfer_flags & URB_ZERO_PACKET)
  639. && !(urb->transfer_buffer_length % maxpacket)) {
  640. one_more = 1;
  641. }
  642. if (one_more) {
  643. qtd_prev = qtd;
  644. qtd = ehci_qtd_alloc (ehci, flags);
  645. if (unlikely (!qtd))
  646. goto cleanup;
  647. qtd->urb = urb;
  648. qtd_prev->hw_next = QTD_NEXT(ehci, qtd->qtd_dma);
  649. list_add_tail (&qtd->qtd_list, head);
  650. /* never any data in such packets */
  651. qtd_fill(ehci, qtd, 0, 0, token, 0);
  652. }
  653. }
  654. /* by default, enable interrupt on urb completion */
  655. if (likely (!(urb->transfer_flags & URB_NO_INTERRUPT)))
  656. qtd->hw_token |= cpu_to_hc32(ehci, QTD_IOC);
  657. return head;
  658. cleanup:
  659. qtd_list_free (ehci, urb, head);
  660. return NULL;
  661. }
  662. /*-------------------------------------------------------------------------*/
  663. // Would be best to create all qh's from config descriptors,
  664. // when each interface/altsetting is established. Unlink
  665. // any previous qh and cancel its urbs first; endpoints are
  666. // implicitly reset then (data toggle too).
  667. // That'd mean updating how usbcore talks to HCDs. (2.7?)
  668. /*
  669. * Each QH holds a qtd list; a QH is used for everything except iso.
  670. *
  671. * For interrupt urbs, the scheduler must set the microframe scheduling
  672. * mask(s) each time the QH gets scheduled. For highspeed, that's
  673. * just one microframe in the s-mask. For split interrupt transactions
  674. * there are additional complications: c-mask, maybe FSTNs.
  675. */
  676. static struct ehci_qh *
  677. qh_make (
  678. struct ehci_hcd *ehci,
  679. struct urb *urb,
  680. gfp_t flags
  681. ) {
  682. struct ehci_qh *qh = ehci_qh_alloc (ehci, flags);
  683. u32 info1 = 0, info2 = 0;
  684. int is_input, type;
  685. int maxp = 0;
  686. struct usb_tt *tt = urb->dev->tt;
  687. struct ehci_qh_hw *hw;
  688. if (!qh)
  689. return qh;
  690. /*
  691. * init endpoint/device data for this QH
  692. */
  693. info1 |= usb_pipeendpoint (urb->pipe) << 8;
  694. info1 |= usb_pipedevice (urb->pipe) << 0;
  695. is_input = usb_pipein (urb->pipe);
  696. type = usb_pipetype (urb->pipe);
  697. maxp = usb_maxpacket (urb->dev, urb->pipe, !is_input);
  698. /* 1024 byte maxpacket is a hardware ceiling. High bandwidth
  699. * acts like up to 3KB, but is built from smaller packets.
  700. */
  701. if (max_packet(maxp) > 1024) {
  702. ehci_dbg(ehci, "bogus qh maxpacket %d\n", max_packet(maxp));
  703. goto done;
  704. }
  705. /* Compute interrupt scheduling parameters just once, and save.
  706. * - allowing for high bandwidth, how many nsec/uframe are used?
  707. * - split transactions need a second CSPLIT uframe; same question
  708. * - splits also need a schedule gap (for full/low speed I/O)
  709. * - qh has a polling interval
  710. *
  711. * For control/bulk requests, the HC or TT handles these.
  712. */
  713. if (type == PIPE_INTERRUPT) {
  714. qh->usecs = NS_TO_US(usb_calc_bus_time(USB_SPEED_HIGH,
  715. is_input, 0,
  716. hb_mult(maxp) * max_packet(maxp)));
  717. qh->start = NO_FRAME;
  718. if (urb->dev->speed == USB_SPEED_HIGH) {
  719. qh->c_usecs = 0;
  720. qh->gap_uf = 0;
  721. qh->period = urb->interval >> 3;
  722. if (qh->period == 0 && urb->interval != 1) {
  723. /* NOTE interval 2 or 4 uframes could work.
  724. * But interval 1 scheduling is simpler, and
  725. * includes high bandwidth.
  726. */
  727. urb->interval = 1;
  728. } else if (qh->period > ehci->periodic_size) {
  729. qh->period = ehci->periodic_size;
  730. urb->interval = qh->period << 3;
  731. }
  732. } else {
  733. int think_time;
  734. /* gap is f(FS/LS transfer times) */
  735. qh->gap_uf = 1 + usb_calc_bus_time (urb->dev->speed,
  736. is_input, 0, maxp) / (125 * 1000);
  737. /* FIXME this just approximates SPLIT/CSPLIT times */
  738. if (is_input) { // SPLIT, gap, CSPLIT+DATA
  739. qh->c_usecs = qh->usecs + HS_USECS (0);
  740. qh->usecs = HS_USECS (1);
  741. } else { // SPLIT+DATA, gap, CSPLIT
  742. qh->usecs += HS_USECS (1);
  743. qh->c_usecs = HS_USECS (0);
  744. }
  745. think_time = tt ? tt->think_time : 0;
  746. qh->tt_usecs = NS_TO_US (think_time +
  747. usb_calc_bus_time (urb->dev->speed,
  748. is_input, 0, max_packet (maxp)));
  749. qh->period = urb->interval;
  750. if (qh->period > ehci->periodic_size) {
  751. qh->period = ehci->periodic_size;
  752. urb->interval = qh->period;
  753. }
  754. }
  755. }
  756. /* support for tt scheduling, and access to toggles */
  757. qh->dev = urb->dev;
  758. /* using TT? */
  759. switch (urb->dev->speed) {
  760. case USB_SPEED_LOW:
  761. info1 |= (1 << 12); /* EPS "low" */
  762. /* FALL THROUGH */
  763. case USB_SPEED_FULL:
  764. /* EPS 0 means "full" */
  765. if (type != PIPE_INTERRUPT)
  766. info1 |= (EHCI_TUNE_RL_TT << 28);
  767. if (type == PIPE_CONTROL) {
  768. info1 |= (1 << 27); /* for TT */
  769. info1 |= 1 << 14; /* toggle from qtd */
  770. }
  771. info1 |= maxp << 16;
  772. info2 |= (EHCI_TUNE_MULT_TT << 30);
  773. /* Some Freescale processors have an erratum in which the
  774. * port number in the queue head was 0..N-1 instead of 1..N.
  775. */
  776. if (ehci_has_fsl_portno_bug(ehci))
  777. info2 |= (urb->dev->ttport-1) << 23;
  778. else
  779. info2 |= urb->dev->ttport << 23;
  780. /* set the address of the TT; for TDI's integrated
  781. * root hub tt, leave it zeroed.
  782. */
  783. if (tt && tt->hub != ehci_to_hcd(ehci)->self.root_hub)
  784. info2 |= tt->hub->devnum << 16;
  785. /* NOTE: if (PIPE_INTERRUPT) { scheduler sets c-mask } */
  786. break;
  787. case USB_SPEED_HIGH: /* no TT involved */
  788. info1 |= (2 << 12); /* EPS "high" */
  789. if (type == PIPE_CONTROL) {
  790. info1 |= (EHCI_TUNE_RL_HS << 28);
  791. info1 |= 64 << 16; /* usb2 fixed maxpacket */
  792. info1 |= 1 << 14; /* toggle from qtd */
  793. info2 |= (EHCI_TUNE_MULT_HS << 30);
  794. } else if (type == PIPE_BULK) {
  795. info1 |= (EHCI_TUNE_RL_HS << 28);
  796. /* The USB spec says that high speed bulk endpoints
  797. * always use 512 byte maxpacket. But some device
  798. * vendors decided to ignore that, and MSFT is happy
  799. * to help them do so. So now people expect to use
  800. * such nonconformant devices with Linux too; sigh.
  801. */
  802. info1 |= max_packet(maxp) << 16;
  803. info2 |= (EHCI_TUNE_MULT_HS << 30);
  804. } else { /* PIPE_INTERRUPT */
  805. info1 |= max_packet (maxp) << 16;
  806. info2 |= hb_mult (maxp) << 30;
  807. }
  808. break;
  809. default:
  810. dbg ("bogus dev %p speed %d", urb->dev, urb->dev->speed);
  811. done:
  812. qh_put (qh);
  813. return NULL;
  814. }
  815. /* NOTE: if (PIPE_INTERRUPT) { scheduler sets s-mask } */
  816. /* init as live, toggle clear, advance to dummy */
  817. qh->qh_state = QH_STATE_IDLE;
  818. hw = qh->hw;
  819. hw->hw_info1 = cpu_to_hc32(ehci, info1);
  820. hw->hw_info2 = cpu_to_hc32(ehci, info2);
  821. usb_settoggle (urb->dev, usb_pipeendpoint (urb->pipe), !is_input, 1);
  822. qh_refresh (ehci, qh);
  823. return qh;
  824. }
  825. /*-------------------------------------------------------------------------*/
  826. /* move qh (and its qtds) onto async queue; maybe enable queue. */
  827. static void qh_link_async (struct ehci_hcd *ehci, struct ehci_qh *qh)
  828. {
  829. __hc32 dma = QH_NEXT(ehci, qh->qh_dma);
  830. struct ehci_qh *head;
  831. /* Don't link a QH if there's a Clear-TT-Buffer pending */
  832. if (unlikely(qh->clearing_tt))
  833. return;
  834. WARN_ON(qh->qh_state != QH_STATE_IDLE);
  835. /* (re)start the async schedule? */
  836. head = ehci->async;
  837. timer_action_done (ehci, TIMER_ASYNC_OFF);
  838. if (!head->qh_next.qh) {
  839. u32 cmd = ehci_readl(ehci, &ehci->regs->command);
  840. if (!(cmd & CMD_ASE)) {
  841. /* in case a clear of CMD_ASE didn't take yet */
  842. (void)handshake(ehci, &ehci->regs->status,
  843. STS_ASS, 0, 150);
  844. cmd |= CMD_ASE | CMD_RUN;
  845. ehci_writel(ehci, cmd, &ehci->regs->command);
  846. ehci_to_hcd(ehci)->state = HC_STATE_RUNNING;
  847. /* posted write need not be known to HC yet ... */
  848. }
  849. }
  850. /* clear halt and/or toggle; and maybe recover from silicon quirk */
  851. qh_refresh(ehci, qh);
  852. /* splice right after start */
  853. qh->qh_next = head->qh_next;
  854. qh->hw->hw_next = head->hw->hw_next;
  855. wmb ();
  856. head->qh_next.qh = qh;
  857. head->hw->hw_next = dma;
  858. qh_get(qh);
  859. qh->xacterrs = 0;
  860. qh->qh_state = QH_STATE_LINKED;
  861. /* qtd completions reported later by interrupt */
  862. }
  863. /*-------------------------------------------------------------------------*/
  864. /*
  865. * For control/bulk/interrupt, return QH with these TDs appended.
  866. * Allocates and initializes the QH if necessary.
  867. * Returns null if it can't allocate a QH it needs to.
  868. * If the QH has TDs (urbs) already, that's great.
  869. */
  870. static struct ehci_qh *qh_append_tds (
  871. struct ehci_hcd *ehci,
  872. struct urb *urb,
  873. struct list_head *qtd_list,
  874. int epnum,
  875. void **ptr
  876. )
  877. {
  878. struct ehci_qh *qh = NULL;
  879. __hc32 qh_addr_mask = cpu_to_hc32(ehci, 0x7f);
  880. qh = (struct ehci_qh *) *ptr;
  881. if (unlikely (qh == NULL)) {
  882. /* can't sleep here, we have ehci->lock... */
  883. qh = qh_make (ehci, urb, GFP_ATOMIC);
  884. *ptr = qh;
  885. }
  886. if (likely (qh != NULL)) {
  887. struct ehci_qtd *qtd;
  888. if (unlikely (list_empty (qtd_list)))
  889. qtd = NULL;
  890. else
  891. qtd = list_entry (qtd_list->next, struct ehci_qtd,
  892. qtd_list);
  893. /* control qh may need patching ... */
  894. if (unlikely (epnum == 0)) {
  895. /* usb_reset_device() briefly reverts to address 0 */
  896. if (usb_pipedevice (urb->pipe) == 0)
  897. qh->hw->hw_info1 &= ~qh_addr_mask;
  898. }
  899. /* just one way to queue requests: swap with the dummy qtd.
  900. * only hc or qh_refresh() ever modify the overlay.
  901. */
  902. if (likely (qtd != NULL)) {
  903. struct ehci_qtd *dummy;
  904. dma_addr_t dma;
  905. __hc32 token;
  906. /* to avoid racing the HC, use the dummy td instead of
  907. * the first td of our list (becomes new dummy). both
  908. * tds stay deactivated until we're done, when the
  909. * HC is allowed to fetch the old dummy (4.10.2).
  910. */
  911. token = qtd->hw_token;
  912. qtd->hw_token = HALT_BIT(ehci);
  913. wmb ();
  914. dummy = qh->dummy;
  915. dma = dummy->qtd_dma;
  916. *dummy = *qtd;
  917. dummy->qtd_dma = dma;
  918. list_del (&qtd->qtd_list);
  919. list_add (&dummy->qtd_list, qtd_list);
  920. list_splice_tail(qtd_list, &qh->qtd_list);
  921. ehci_qtd_init(ehci, qtd, qtd->qtd_dma);
  922. qh->dummy = qtd;
  923. /* hc must see the new dummy at list end */
  924. dma = qtd->qtd_dma;
  925. qtd = list_entry (qh->qtd_list.prev,
  926. struct ehci_qtd, qtd_list);
  927. qtd->hw_next = QTD_NEXT(ehci, dma);
  928. /* let the hc process these next qtds */
  929. wmb ();
  930. dummy->hw_token = token;
  931. urb->hcpriv = qh_get (qh);
  932. }
  933. }
  934. return qh;
  935. }
  936. /*-------------------------------------------------------------------------*/
  937. static int
  938. submit_async (
  939. struct ehci_hcd *ehci,
  940. struct urb *urb,
  941. struct list_head *qtd_list,
  942. gfp_t mem_flags
  943. ) {
  944. int epnum;
  945. unsigned long flags;
  946. struct ehci_qh *qh = NULL;
  947. int rc;
  948. epnum = urb->ep->desc.bEndpointAddress;
  949. #ifdef EHCI_URB_TRACE
  950. {
  951. struct ehci_qtd *qtd;
  952. qtd = list_entry(qtd_list->next, struct ehci_qtd, qtd_list);
  953. ehci_dbg(ehci,
  954. "%s %s urb %p ep%d%s len %d, qtd %p [qh %p]\n",
  955. __func__, urb->dev->devpath, urb,
  956. epnum & 0x0f, (epnum & USB_DIR_IN) ? "in" : "out",
  957. urb->transfer_buffer_length,
  958. qtd, urb->ep->hcpriv);
  959. }
  960. #endif
  961. spin_lock_irqsave (&ehci->lock, flags);
  962. if (unlikely(!HCD_HW_ACCESSIBLE(ehci_to_hcd(ehci)))) {
  963. rc = -ESHUTDOWN;
  964. goto done;
  965. }
  966. rc = usb_hcd_link_urb_to_ep(ehci_to_hcd(ehci), urb);
  967. if (unlikely(rc))
  968. goto done;
  969. qh = qh_append_tds(ehci, urb, qtd_list, epnum, &urb->ep->hcpriv);
  970. if (unlikely(qh == NULL)) {
  971. usb_hcd_unlink_urb_from_ep(ehci_to_hcd(ehci), urb);
  972. rc = -ENOMEM;
  973. goto done;
  974. }
  975. /* Control/bulk operations through TTs don't need scheduling,
  976. * the HC and TT handle it when the TT has a buffer ready.
  977. */
  978. if (likely (qh->qh_state == QH_STATE_IDLE))
  979. qh_link_async(ehci, qh);
  980. done:
  981. spin_unlock_irqrestore (&ehci->lock, flags);
  982. if (unlikely (qh == NULL))
  983. qtd_list_free (ehci, urb, qtd_list);
  984. return rc;
  985. }
  986. /*-------------------------------------------------------------------------*/
  987. /* the async qh for the qtds being reclaimed are now unlinked from the HC */
  988. static void end_unlink_async (struct ehci_hcd *ehci)
  989. {
  990. struct ehci_qh *qh = ehci->reclaim;
  991. struct ehci_qh *next;
  992. iaa_watchdog_done(ehci);
  993. // qh->hw_next = cpu_to_hc32(qh->qh_dma);
  994. qh->qh_state = QH_STATE_IDLE;
  995. qh->qh_next.qh = NULL;
  996. qh_put (qh); // refcount from reclaim
  997. /* other unlink(s) may be pending (in QH_STATE_UNLINK_WAIT) */
  998. next = qh->reclaim;
  999. ehci->reclaim = next;
  1000. qh->reclaim = NULL;
  1001. qh_completions (ehci, qh);
  1002. if (!list_empty (&qh->qtd_list)
  1003. && HC_IS_RUNNING (ehci_to_hcd(ehci)->state))
  1004. qh_link_async (ehci, qh);
  1005. else {
  1006. /* it's not free to turn the async schedule on/off; leave it
  1007. * active but idle for a while once it empties.
  1008. */
  1009. if (HC_IS_RUNNING (ehci_to_hcd(ehci)->state)
  1010. && ehci->async->qh_next.qh == NULL)
  1011. timer_action (ehci, TIMER_ASYNC_OFF);
  1012. }
  1013. qh_put(qh); /* refcount from async list */
  1014. if (next) {
  1015. ehci->reclaim = NULL;
  1016. start_unlink_async (ehci, next);
  1017. }
  1018. }
  1019. /* makes sure the async qh will become idle */
  1020. /* caller must own ehci->lock */
  1021. static void start_unlink_async (struct ehci_hcd *ehci, struct ehci_qh *qh)
  1022. {
  1023. int cmd = ehci_readl(ehci, &ehci->regs->command);
  1024. struct ehci_qh *prev;
  1025. #ifdef DEBUG
  1026. assert_spin_locked(&ehci->lock);
  1027. if (ehci->reclaim
  1028. || (qh->qh_state != QH_STATE_LINKED
  1029. && qh->qh_state != QH_STATE_UNLINK_WAIT)
  1030. )
  1031. BUG ();
  1032. #endif
  1033. /* stop async schedule right now? */
  1034. if (unlikely (qh == ehci->async)) {
  1035. /* can't get here without STS_ASS set */
  1036. if (ehci_to_hcd(ehci)->state != HC_STATE_HALT
  1037. && !ehci->reclaim) {
  1038. /* ... and CMD_IAAD clear */
  1039. ehci_writel(ehci, cmd & ~CMD_ASE,
  1040. &ehci->regs->command);
  1041. wmb ();
  1042. // handshake later, if we need to
  1043. timer_action_done (ehci, TIMER_ASYNC_OFF);
  1044. }
  1045. return;
  1046. }
  1047. qh->qh_state = QH_STATE_UNLINK;
  1048. ehci->reclaim = qh = qh_get (qh);
  1049. prev = ehci->async;
  1050. while (prev->qh_next.qh != qh)
  1051. prev = prev->qh_next.qh;
  1052. prev->hw->hw_next = qh->hw->hw_next;
  1053. prev->qh_next = qh->qh_next;
  1054. wmb ();
  1055. /* If the controller isn't running, we don't have to wait for it */
  1056. if (unlikely(!HC_IS_RUNNING(ehci_to_hcd(ehci)->state))) {
  1057. /* if (unlikely (qh->reclaim != 0))
  1058. * this will recurse, probably not much
  1059. */
  1060. end_unlink_async (ehci);
  1061. return;
  1062. }
  1063. cmd |= CMD_IAAD;
  1064. ehci_writel(ehci, cmd, &ehci->regs->command);
  1065. (void)ehci_readl(ehci, &ehci->regs->command);
  1066. iaa_watchdog_start(ehci);
  1067. }
  1068. /*-------------------------------------------------------------------------*/
  1069. static void scan_async (struct ehci_hcd *ehci)
  1070. {
  1071. struct ehci_qh *qh;
  1072. enum ehci_timer_action action = TIMER_IO_WATCHDOG;
  1073. ehci->stamp = ehci_readl(ehci, &ehci->regs->frame_index);
  1074. timer_action_done (ehci, TIMER_ASYNC_SHRINK);
  1075. rescan:
  1076. qh = ehci->async->qh_next.qh;
  1077. if (likely (qh != NULL)) {
  1078. do {
  1079. /* clean any finished work for this qh */
  1080. if (!list_empty (&qh->qtd_list)
  1081. && qh->stamp != ehci->stamp) {
  1082. int temp;
  1083. /* unlinks could happen here; completion
  1084. * reporting drops the lock. rescan using
  1085. * the latest schedule, but don't rescan
  1086. * qhs we already finished (no looping).
  1087. */
  1088. qh = qh_get (qh);
  1089. qh->stamp = ehci->stamp;
  1090. temp = qh_completions (ehci, qh);
  1091. if (qh->needs_rescan)
  1092. unlink_async(ehci, qh);
  1093. qh_put (qh);
  1094. if (temp != 0) {
  1095. goto rescan;
  1096. }
  1097. }
  1098. /* unlink idle entries, reducing DMA usage as well
  1099. * as HCD schedule-scanning costs. delay for any qh
  1100. * we just scanned, there's a not-unusual case that it
  1101. * doesn't stay idle for long.
  1102. * (plus, avoids some kind of re-activation race.)
  1103. */
  1104. if (list_empty(&qh->qtd_list)
  1105. && qh->qh_state == QH_STATE_LINKED) {
  1106. if (!ehci->reclaim
  1107. && ((ehci->stamp - qh->stamp) & 0x1fff)
  1108. >= (EHCI_SHRINK_FRAMES * 8))
  1109. start_unlink_async(ehci, qh);
  1110. else
  1111. action = TIMER_ASYNC_SHRINK;
  1112. }
  1113. qh = qh->qh_next.qh;
  1114. } while (qh);
  1115. }
  1116. if (action == TIMER_ASYNC_SHRINK)
  1117. timer_action (ehci, TIMER_ASYNC_SHRINK);
  1118. }