idtcps.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143
  1. /*
  2. * IDT CPS RapidIO switches support
  3. *
  4. * Copyright 2009-2010 Integrated Device Technology, Inc.
  5. * Alexandre Bounine <alexandre.bounine@idt.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. */
  12. #include <linux/rio.h>
  13. #include <linux/rio_drv.h>
  14. #include <linux/rio_ids.h>
  15. #include "../rio.h"
  16. #define CPS_DEFAULT_ROUTE 0xde
  17. #define CPS_NO_ROUTE 0xdf
  18. #define IDTCPS_RIO_DOMAIN 0xf20020
  19. static int
  20. idtcps_route_add_entry(struct rio_mport *mport, u16 destid, u8 hopcount,
  21. u16 table, u16 route_destid, u8 route_port)
  22. {
  23. u32 result;
  24. if (table == RIO_GLOBAL_TABLE) {
  25. rio_mport_write_config_32(mport, destid, hopcount,
  26. RIO_STD_RTE_CONF_DESTID_SEL_CSR, route_destid);
  27. rio_mport_read_config_32(mport, destid, hopcount,
  28. RIO_STD_RTE_CONF_PORT_SEL_CSR, &result);
  29. result = (0xffffff00 & result) | (u32)route_port;
  30. rio_mport_write_config_32(mport, destid, hopcount,
  31. RIO_STD_RTE_CONF_PORT_SEL_CSR, result);
  32. }
  33. return 0;
  34. }
  35. static int
  36. idtcps_route_get_entry(struct rio_mport *mport, u16 destid, u8 hopcount,
  37. u16 table, u16 route_destid, u8 *route_port)
  38. {
  39. u32 result;
  40. if (table == RIO_GLOBAL_TABLE) {
  41. rio_mport_write_config_32(mport, destid, hopcount,
  42. RIO_STD_RTE_CONF_DESTID_SEL_CSR, route_destid);
  43. rio_mport_read_config_32(mport, destid, hopcount,
  44. RIO_STD_RTE_CONF_PORT_SEL_CSR, &result);
  45. if (CPS_DEFAULT_ROUTE == (u8)result ||
  46. CPS_NO_ROUTE == (u8)result)
  47. *route_port = RIO_INVALID_ROUTE;
  48. else
  49. *route_port = (u8)result;
  50. }
  51. return 0;
  52. }
  53. static int
  54. idtcps_route_clr_table(struct rio_mport *mport, u16 destid, u8 hopcount,
  55. u16 table)
  56. {
  57. u32 i;
  58. if (table == RIO_GLOBAL_TABLE) {
  59. for (i = 0x80000000; i <= 0x800000ff;) {
  60. rio_mport_write_config_32(mport, destid, hopcount,
  61. RIO_STD_RTE_CONF_DESTID_SEL_CSR, i);
  62. rio_mport_write_config_32(mport, destid, hopcount,
  63. RIO_STD_RTE_CONF_PORT_SEL_CSR,
  64. (CPS_DEFAULT_ROUTE << 24) |
  65. (CPS_DEFAULT_ROUTE << 16) |
  66. (CPS_DEFAULT_ROUTE << 8) | CPS_DEFAULT_ROUTE);
  67. i += 4;
  68. }
  69. }
  70. return 0;
  71. }
  72. static int
  73. idtcps_set_domain(struct rio_mport *mport, u16 destid, u8 hopcount,
  74. u8 sw_domain)
  75. {
  76. /*
  77. * Switch domain configuration operates only at global level
  78. */
  79. rio_mport_write_config_32(mport, destid, hopcount,
  80. IDTCPS_RIO_DOMAIN, (u32)sw_domain);
  81. return 0;
  82. }
  83. static int
  84. idtcps_get_domain(struct rio_mport *mport, u16 destid, u8 hopcount,
  85. u8 *sw_domain)
  86. {
  87. u32 regval;
  88. /*
  89. * Switch domain configuration operates only at global level
  90. */
  91. rio_mport_read_config_32(mport, destid, hopcount,
  92. IDTCPS_RIO_DOMAIN, &regval);
  93. *sw_domain = (u8)(regval & 0xff);
  94. return 0;
  95. }
  96. static int idtcps_switch_init(struct rio_dev *rdev, int do_enum)
  97. {
  98. pr_debug("RIO: %s for %s\n", __func__, rio_name(rdev));
  99. rdev->rswitch->add_entry = idtcps_route_add_entry;
  100. rdev->rswitch->get_entry = idtcps_route_get_entry;
  101. rdev->rswitch->clr_table = idtcps_route_clr_table;
  102. rdev->rswitch->set_domain = idtcps_set_domain;
  103. rdev->rswitch->get_domain = idtcps_get_domain;
  104. rdev->rswitch->em_init = NULL;
  105. rdev->rswitch->em_handle = NULL;
  106. if (do_enum) {
  107. /* set TVAL = ~50us */
  108. rio_write_config_32(rdev,
  109. rdev->phys_efptr + RIO_PORT_LINKTO_CTL_CSR, 0x8e << 8);
  110. }
  111. return 0;
  112. }
  113. DECLARE_RIO_SWITCH_INIT(RIO_VID_IDT, RIO_DID_IDTCPS6Q, idtcps_switch_init);
  114. DECLARE_RIO_SWITCH_INIT(RIO_VID_IDT, RIO_DID_IDTCPS8, idtcps_switch_init);
  115. DECLARE_RIO_SWITCH_INIT(RIO_VID_IDT, RIO_DID_IDTCPS10Q, idtcps_switch_init);
  116. DECLARE_RIO_SWITCH_INIT(RIO_VID_IDT, RIO_DID_IDTCPS12, idtcps_switch_init);
  117. DECLARE_RIO_SWITCH_INIT(RIO_VID_IDT, RIO_DID_IDTCPS16, idtcps_switch_init);
  118. DECLARE_RIO_SWITCH_INIT(RIO_VID_IDT, RIO_DID_IDT70K200, idtcps_switch_init);