irq.c 27 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153
  1. /*
  2. * Derived from arch/i386/kernel/irq.c
  3. * Copyright (C) 1992 Linus Torvalds
  4. * Adapted from arch/i386 by Gary Thomas
  5. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  6. * Updated and modified by Cort Dougan <cort@fsmlabs.com>
  7. * Copyright (C) 1996-2001 Cort Dougan
  8. * Adapted for Power Macintosh by Paul Mackerras
  9. * Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * as published by the Free Software Foundation; either version
  14. * 2 of the License, or (at your option) any later version.
  15. *
  16. * This file contains the code used by various IRQ handling routines:
  17. * asking for different IRQ's should be done through these routines
  18. * instead of just grabbing them. Thus setups with different IRQ numbers
  19. * shouldn't result in any weird surprises, and installing new handlers
  20. * should be easier.
  21. *
  22. * The MPC8xx has an interrupt mask in the SIU. If a bit is set, the
  23. * interrupt is _enabled_. As expected, IRQ0 is bit 0 in the 32-bit
  24. * mask register (of which only 16 are defined), hence the weird shifting
  25. * and complement of the cached_irq_mask. I want to be able to stuff
  26. * this right into the SIU SMASK register.
  27. * Many of the prep/chrp functions are conditional compiled on CONFIG_8xx
  28. * to reduce code space and undefined function references.
  29. */
  30. #undef DEBUG
  31. #include <linux/module.h>
  32. #include <linux/threads.h>
  33. #include <linux/kernel_stat.h>
  34. #include <linux/signal.h>
  35. #include <linux/sched.h>
  36. #include <linux/ptrace.h>
  37. #include <linux/ioport.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/timex.h>
  40. #include <linux/init.h>
  41. #include <linux/slab.h>
  42. #include <linux/delay.h>
  43. #include <linux/irq.h>
  44. #include <linux/seq_file.h>
  45. #include <linux/cpumask.h>
  46. #include <linux/profile.h>
  47. #include <linux/bitops.h>
  48. #include <linux/list.h>
  49. #include <linux/radix-tree.h>
  50. #include <linux/mutex.h>
  51. #include <linux/bootmem.h>
  52. #include <linux/pci.h>
  53. #include <linux/debugfs.h>
  54. #include <linux/of.h>
  55. #include <linux/of_irq.h>
  56. #include <asm/uaccess.h>
  57. #include <asm/system.h>
  58. #include <asm/io.h>
  59. #include <asm/pgtable.h>
  60. #include <asm/irq.h>
  61. #include <asm/cache.h>
  62. #include <asm/prom.h>
  63. #include <asm/ptrace.h>
  64. #include <asm/machdep.h>
  65. #include <asm/udbg.h>
  66. #include <asm/dbell.h>
  67. #include <asm/smp.h>
  68. #ifdef CONFIG_PPC64
  69. #include <asm/paca.h>
  70. #include <asm/firmware.h>
  71. #include <asm/lv1call.h>
  72. #endif
  73. #define CREATE_TRACE_POINTS
  74. #include <asm/trace.h>
  75. DEFINE_PER_CPU_SHARED_ALIGNED(irq_cpustat_t, irq_stat);
  76. EXPORT_PER_CPU_SYMBOL(irq_stat);
  77. int __irq_offset_value;
  78. #ifdef CONFIG_PPC32
  79. EXPORT_SYMBOL(__irq_offset_value);
  80. atomic_t ppc_n_lost_interrupts;
  81. #ifdef CONFIG_TAU_INT
  82. extern int tau_initialized;
  83. extern int tau_interrupts(int);
  84. #endif
  85. #endif /* CONFIG_PPC32 */
  86. #ifdef CONFIG_PPC64
  87. #ifndef CONFIG_SPARSE_IRQ
  88. EXPORT_SYMBOL(irq_desc);
  89. #endif
  90. int distribute_irqs = 1;
  91. static inline notrace unsigned long get_hard_enabled(void)
  92. {
  93. unsigned long enabled;
  94. __asm__ __volatile__("lbz %0,%1(13)"
  95. : "=r" (enabled) : "i" (offsetof(struct paca_struct, hard_enabled)));
  96. return enabled;
  97. }
  98. static inline notrace void set_soft_enabled(unsigned long enable)
  99. {
  100. __asm__ __volatile__("stb %0,%1(13)"
  101. : : "r" (enable), "i" (offsetof(struct paca_struct, soft_enabled)));
  102. }
  103. notrace void arch_local_irq_restore(unsigned long en)
  104. {
  105. /*
  106. * get_paca()->soft_enabled = en;
  107. * Is it ever valid to use local_irq_restore(0) when soft_enabled is 1?
  108. * That was allowed before, and in such a case we do need to take care
  109. * that gcc will set soft_enabled directly via r13, not choose to use
  110. * an intermediate register, lest we're preempted to a different cpu.
  111. */
  112. set_soft_enabled(en);
  113. if (!en)
  114. return;
  115. #ifdef CONFIG_PPC_STD_MMU_64
  116. if (firmware_has_feature(FW_FEATURE_ISERIES)) {
  117. /*
  118. * Do we need to disable preemption here? Not really: in the
  119. * unlikely event that we're preempted to a different cpu in
  120. * between getting r13, loading its lppaca_ptr, and loading
  121. * its any_int, we might call iseries_handle_interrupts without
  122. * an interrupt pending on the new cpu, but that's no disaster,
  123. * is it? And the business of preempting us off the old cpu
  124. * would itself involve a local_irq_restore which handles the
  125. * interrupt to that cpu.
  126. *
  127. * But use "local_paca->lppaca_ptr" instead of "get_lppaca()"
  128. * to avoid any preemption checking added into get_paca().
  129. */
  130. if (local_paca->lppaca_ptr->int_dword.any_int)
  131. iseries_handle_interrupts();
  132. }
  133. #endif /* CONFIG_PPC_STD_MMU_64 */
  134. /*
  135. * if (get_paca()->hard_enabled) return;
  136. * But again we need to take care that gcc gets hard_enabled directly
  137. * via r13, not choose to use an intermediate register, lest we're
  138. * preempted to a different cpu in between the two instructions.
  139. */
  140. if (get_hard_enabled())
  141. return;
  142. #if defined(CONFIG_BOOKE) && defined(CONFIG_SMP)
  143. /* Check for pending doorbell interrupts and resend to ourself */
  144. doorbell_check_self();
  145. #endif
  146. /*
  147. * Need to hard-enable interrupts here. Since currently disabled,
  148. * no need to take further asm precautions against preemption; but
  149. * use local_paca instead of get_paca() to avoid preemption checking.
  150. */
  151. local_paca->hard_enabled = en;
  152. #ifndef CONFIG_BOOKE
  153. /* On server, re-trigger the decrementer if it went negative since
  154. * some processors only trigger on edge transitions of the sign bit.
  155. *
  156. * BookE has a level sensitive decrementer (latches in TSR) so we
  157. * don't need that
  158. */
  159. if ((int)mfspr(SPRN_DEC) < 0)
  160. mtspr(SPRN_DEC, 1);
  161. #endif /* CONFIG_BOOKE */
  162. /*
  163. * Force the delivery of pending soft-disabled interrupts on PS3.
  164. * Any HV call will have this side effect.
  165. */
  166. if (firmware_has_feature(FW_FEATURE_PS3_LV1)) {
  167. u64 tmp;
  168. lv1_get_version_info(&tmp);
  169. }
  170. __hard_irq_enable();
  171. }
  172. EXPORT_SYMBOL(arch_local_irq_restore);
  173. #endif /* CONFIG_PPC64 */
  174. int arch_show_interrupts(struct seq_file *p, int prec)
  175. {
  176. int j;
  177. #if defined(CONFIG_PPC32) && defined(CONFIG_TAU_INT)
  178. if (tau_initialized) {
  179. seq_printf(p, "%*s: ", prec, "TAU");
  180. for_each_online_cpu(j)
  181. seq_printf(p, "%10u ", tau_interrupts(j));
  182. seq_puts(p, " PowerPC Thermal Assist (cpu temp)\n");
  183. }
  184. #endif /* CONFIG_PPC32 && CONFIG_TAU_INT */
  185. seq_printf(p, "%*s: ", prec, "LOC");
  186. for_each_online_cpu(j)
  187. seq_printf(p, "%10u ", per_cpu(irq_stat, j).timer_irqs);
  188. seq_printf(p, " Local timer interrupts\n");
  189. seq_printf(p, "%*s: ", prec, "SPU");
  190. for_each_online_cpu(j)
  191. seq_printf(p, "%10u ", per_cpu(irq_stat, j).spurious_irqs);
  192. seq_printf(p, " Spurious interrupts\n");
  193. seq_printf(p, "%*s: ", prec, "CNT");
  194. for_each_online_cpu(j)
  195. seq_printf(p, "%10u ", per_cpu(irq_stat, j).pmu_irqs);
  196. seq_printf(p, " Performance monitoring interrupts\n");
  197. seq_printf(p, "%*s: ", prec, "MCE");
  198. for_each_online_cpu(j)
  199. seq_printf(p, "%10u ", per_cpu(irq_stat, j).mce_exceptions);
  200. seq_printf(p, " Machine check exceptions\n");
  201. return 0;
  202. }
  203. /*
  204. * /proc/stat helpers
  205. */
  206. u64 arch_irq_stat_cpu(unsigned int cpu)
  207. {
  208. u64 sum = per_cpu(irq_stat, cpu).timer_irqs;
  209. sum += per_cpu(irq_stat, cpu).pmu_irqs;
  210. sum += per_cpu(irq_stat, cpu).mce_exceptions;
  211. sum += per_cpu(irq_stat, cpu).spurious_irqs;
  212. return sum;
  213. }
  214. #ifdef CONFIG_HOTPLUG_CPU
  215. void fixup_irqs(const struct cpumask *map)
  216. {
  217. struct irq_desc *desc;
  218. unsigned int irq;
  219. static int warned;
  220. cpumask_var_t mask;
  221. alloc_cpumask_var(&mask, GFP_KERNEL);
  222. for_each_irq(irq) {
  223. struct irq_data *data;
  224. struct irq_chip *chip;
  225. desc = irq_to_desc(irq);
  226. if (!desc)
  227. continue;
  228. data = irq_desc_get_irq_data(desc);
  229. if (irqd_is_per_cpu(data))
  230. continue;
  231. chip = irq_data_get_irq_chip(data);
  232. cpumask_and(mask, data->affinity, map);
  233. if (cpumask_any(mask) >= nr_cpu_ids) {
  234. printk("Breaking affinity for irq %i\n", irq);
  235. cpumask_copy(mask, map);
  236. }
  237. if (chip->irq_set_affinity)
  238. chip->irq_set_affinity(data, mask, true);
  239. else if (desc->action && !(warned++))
  240. printk("Cannot set affinity for irq %i\n", irq);
  241. }
  242. free_cpumask_var(mask);
  243. local_irq_enable();
  244. mdelay(1);
  245. local_irq_disable();
  246. }
  247. #endif
  248. static inline void handle_one_irq(unsigned int irq)
  249. {
  250. struct thread_info *curtp, *irqtp;
  251. unsigned long saved_sp_limit;
  252. struct irq_desc *desc;
  253. /* Switch to the irq stack to handle this */
  254. curtp = current_thread_info();
  255. irqtp = hardirq_ctx[smp_processor_id()];
  256. if (curtp == irqtp) {
  257. /* We're already on the irq stack, just handle it */
  258. generic_handle_irq(irq);
  259. return;
  260. }
  261. desc = irq_to_desc(irq);
  262. saved_sp_limit = current->thread.ksp_limit;
  263. irqtp->task = curtp->task;
  264. irqtp->flags = 0;
  265. /* Copy the softirq bits in preempt_count so that the
  266. * softirq checks work in the hardirq context. */
  267. irqtp->preempt_count = (irqtp->preempt_count & ~SOFTIRQ_MASK) |
  268. (curtp->preempt_count & SOFTIRQ_MASK);
  269. current->thread.ksp_limit = (unsigned long)irqtp +
  270. _ALIGN_UP(sizeof(struct thread_info), 16);
  271. call_handle_irq(irq, desc, irqtp, desc->handle_irq);
  272. current->thread.ksp_limit = saved_sp_limit;
  273. irqtp->task = NULL;
  274. /* Set any flag that may have been set on the
  275. * alternate stack
  276. */
  277. if (irqtp->flags)
  278. set_bits(irqtp->flags, &curtp->flags);
  279. }
  280. static inline void check_stack_overflow(void)
  281. {
  282. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  283. long sp;
  284. sp = __get_SP() & (THREAD_SIZE-1);
  285. /* check for stack overflow: is there less than 2KB free? */
  286. if (unlikely(sp < (sizeof(struct thread_info) + 2048))) {
  287. printk("do_IRQ: stack overflow: %ld\n",
  288. sp - sizeof(struct thread_info));
  289. dump_stack();
  290. }
  291. #endif
  292. }
  293. void do_IRQ(struct pt_regs *regs)
  294. {
  295. struct pt_regs *old_regs = set_irq_regs(regs);
  296. unsigned int irq;
  297. trace_irq_entry(regs);
  298. irq_enter();
  299. check_stack_overflow();
  300. irq = ppc_md.get_irq();
  301. if (irq != NO_IRQ && irq != NO_IRQ_IGNORE)
  302. handle_one_irq(irq);
  303. else if (irq != NO_IRQ_IGNORE)
  304. __get_cpu_var(irq_stat).spurious_irqs++;
  305. irq_exit();
  306. set_irq_regs(old_regs);
  307. #ifdef CONFIG_PPC_ISERIES
  308. if (firmware_has_feature(FW_FEATURE_ISERIES) &&
  309. get_lppaca()->int_dword.fields.decr_int) {
  310. get_lppaca()->int_dword.fields.decr_int = 0;
  311. /* Signal a fake decrementer interrupt */
  312. timer_interrupt(regs);
  313. }
  314. #endif
  315. trace_irq_exit(regs);
  316. }
  317. void __init init_IRQ(void)
  318. {
  319. if (ppc_md.init_IRQ)
  320. ppc_md.init_IRQ();
  321. exc_lvl_ctx_init();
  322. irq_ctx_init();
  323. }
  324. #if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
  325. struct thread_info *critirq_ctx[NR_CPUS] __read_mostly;
  326. struct thread_info *dbgirq_ctx[NR_CPUS] __read_mostly;
  327. struct thread_info *mcheckirq_ctx[NR_CPUS] __read_mostly;
  328. void exc_lvl_ctx_init(void)
  329. {
  330. struct thread_info *tp;
  331. int i, hw_cpu;
  332. for_each_possible_cpu(i) {
  333. hw_cpu = get_hard_smp_processor_id(i);
  334. memset((void *)critirq_ctx[hw_cpu], 0, THREAD_SIZE);
  335. tp = critirq_ctx[hw_cpu];
  336. tp->cpu = i;
  337. tp->preempt_count = 0;
  338. #ifdef CONFIG_BOOKE
  339. memset((void *)dbgirq_ctx[hw_cpu], 0, THREAD_SIZE);
  340. tp = dbgirq_ctx[hw_cpu];
  341. tp->cpu = i;
  342. tp->preempt_count = 0;
  343. memset((void *)mcheckirq_ctx[hw_cpu], 0, THREAD_SIZE);
  344. tp = mcheckirq_ctx[hw_cpu];
  345. tp->cpu = i;
  346. tp->preempt_count = HARDIRQ_OFFSET;
  347. #endif
  348. }
  349. }
  350. #endif
  351. struct thread_info *softirq_ctx[NR_CPUS] __read_mostly;
  352. struct thread_info *hardirq_ctx[NR_CPUS] __read_mostly;
  353. void irq_ctx_init(void)
  354. {
  355. struct thread_info *tp;
  356. int i;
  357. for_each_possible_cpu(i) {
  358. memset((void *)softirq_ctx[i], 0, THREAD_SIZE);
  359. tp = softirq_ctx[i];
  360. tp->cpu = i;
  361. tp->preempt_count = 0;
  362. memset((void *)hardirq_ctx[i], 0, THREAD_SIZE);
  363. tp = hardirq_ctx[i];
  364. tp->cpu = i;
  365. tp->preempt_count = HARDIRQ_OFFSET;
  366. }
  367. }
  368. static inline void do_softirq_onstack(void)
  369. {
  370. struct thread_info *curtp, *irqtp;
  371. unsigned long saved_sp_limit = current->thread.ksp_limit;
  372. curtp = current_thread_info();
  373. irqtp = softirq_ctx[smp_processor_id()];
  374. irqtp->task = curtp->task;
  375. current->thread.ksp_limit = (unsigned long)irqtp +
  376. _ALIGN_UP(sizeof(struct thread_info), 16);
  377. call_do_softirq(irqtp);
  378. current->thread.ksp_limit = saved_sp_limit;
  379. irqtp->task = NULL;
  380. }
  381. void do_softirq(void)
  382. {
  383. unsigned long flags;
  384. if (in_interrupt())
  385. return;
  386. local_irq_save(flags);
  387. if (local_softirq_pending())
  388. do_softirq_onstack();
  389. local_irq_restore(flags);
  390. }
  391. /*
  392. * IRQ controller and virtual interrupts
  393. */
  394. static LIST_HEAD(irq_hosts);
  395. static DEFINE_RAW_SPINLOCK(irq_big_lock);
  396. static unsigned int revmap_trees_allocated;
  397. static DEFINE_MUTEX(revmap_trees_mutex);
  398. struct irq_map_entry irq_map[NR_IRQS];
  399. static unsigned int irq_virq_count = NR_IRQS;
  400. static struct irq_host *irq_default_host;
  401. irq_hw_number_t virq_to_hw(unsigned int virq)
  402. {
  403. return irq_map[virq].hwirq;
  404. }
  405. EXPORT_SYMBOL_GPL(virq_to_hw);
  406. static int default_irq_host_match(struct irq_host *h, struct device_node *np)
  407. {
  408. return h->of_node != NULL && h->of_node == np;
  409. }
  410. struct irq_host *irq_alloc_host(struct device_node *of_node,
  411. unsigned int revmap_type,
  412. unsigned int revmap_arg,
  413. struct irq_host_ops *ops,
  414. irq_hw_number_t inval_irq)
  415. {
  416. struct irq_host *host;
  417. unsigned int size = sizeof(struct irq_host);
  418. unsigned int i;
  419. unsigned int *rmap;
  420. unsigned long flags;
  421. /* Allocate structure and revmap table if using linear mapping */
  422. if (revmap_type == IRQ_HOST_MAP_LINEAR)
  423. size += revmap_arg * sizeof(unsigned int);
  424. host = zalloc_maybe_bootmem(size, GFP_KERNEL);
  425. if (host == NULL)
  426. return NULL;
  427. /* Fill structure */
  428. host->revmap_type = revmap_type;
  429. host->inval_irq = inval_irq;
  430. host->ops = ops;
  431. host->of_node = of_node_get(of_node);
  432. if (host->ops->match == NULL)
  433. host->ops->match = default_irq_host_match;
  434. raw_spin_lock_irqsave(&irq_big_lock, flags);
  435. /* If it's a legacy controller, check for duplicates and
  436. * mark it as allocated (we use irq 0 host pointer for that
  437. */
  438. if (revmap_type == IRQ_HOST_MAP_LEGACY) {
  439. if (irq_map[0].host != NULL) {
  440. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  441. /* If we are early boot, we can't free the structure,
  442. * too bad...
  443. * this will be fixed once slab is made available early
  444. * instead of the current cruft
  445. */
  446. if (mem_init_done) {
  447. of_node_put(host->of_node);
  448. kfree(host);
  449. }
  450. return NULL;
  451. }
  452. irq_map[0].host = host;
  453. }
  454. list_add(&host->link, &irq_hosts);
  455. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  456. /* Additional setups per revmap type */
  457. switch(revmap_type) {
  458. case IRQ_HOST_MAP_LEGACY:
  459. /* 0 is always the invalid number for legacy */
  460. host->inval_irq = 0;
  461. /* setup us as the host for all legacy interrupts */
  462. for (i = 1; i < NUM_ISA_INTERRUPTS; i++) {
  463. irq_map[i].hwirq = i;
  464. smp_wmb();
  465. irq_map[i].host = host;
  466. smp_wmb();
  467. /* Clear norequest flags */
  468. irq_clear_status_flags(i, IRQ_NOREQUEST);
  469. /* Legacy flags are left to default at this point,
  470. * one can then use irq_create_mapping() to
  471. * explicitly change them
  472. */
  473. ops->map(host, i, i);
  474. }
  475. break;
  476. case IRQ_HOST_MAP_LINEAR:
  477. rmap = (unsigned int *)(host + 1);
  478. for (i = 0; i < revmap_arg; i++)
  479. rmap[i] = NO_IRQ;
  480. host->revmap_data.linear.size = revmap_arg;
  481. smp_wmb();
  482. host->revmap_data.linear.revmap = rmap;
  483. break;
  484. default:
  485. break;
  486. }
  487. pr_debug("irq: Allocated host of type %d @0x%p\n", revmap_type, host);
  488. return host;
  489. }
  490. struct irq_host *irq_find_host(struct device_node *node)
  491. {
  492. struct irq_host *h, *found = NULL;
  493. unsigned long flags;
  494. /* We might want to match the legacy controller last since
  495. * it might potentially be set to match all interrupts in
  496. * the absence of a device node. This isn't a problem so far
  497. * yet though...
  498. */
  499. raw_spin_lock_irqsave(&irq_big_lock, flags);
  500. list_for_each_entry(h, &irq_hosts, link)
  501. if (h->ops->match(h, node)) {
  502. found = h;
  503. break;
  504. }
  505. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  506. return found;
  507. }
  508. EXPORT_SYMBOL_GPL(irq_find_host);
  509. void irq_set_default_host(struct irq_host *host)
  510. {
  511. pr_debug("irq: Default host set to @0x%p\n", host);
  512. irq_default_host = host;
  513. }
  514. void irq_set_virq_count(unsigned int count)
  515. {
  516. pr_debug("irq: Trying to set virq count to %d\n", count);
  517. BUG_ON(count < NUM_ISA_INTERRUPTS);
  518. if (count < NR_IRQS)
  519. irq_virq_count = count;
  520. }
  521. static int irq_setup_virq(struct irq_host *host, unsigned int virq,
  522. irq_hw_number_t hwirq)
  523. {
  524. int res;
  525. res = irq_alloc_desc_at(virq, 0);
  526. if (res != virq) {
  527. pr_debug("irq: -> allocating desc failed\n");
  528. goto error;
  529. }
  530. irq_clear_status_flags(virq, IRQ_NOREQUEST);
  531. /* map it */
  532. smp_wmb();
  533. irq_map[virq].hwirq = hwirq;
  534. smp_mb();
  535. if (host->ops->map(host, virq, hwirq)) {
  536. pr_debug("irq: -> mapping failed, freeing\n");
  537. goto errdesc;
  538. }
  539. return 0;
  540. errdesc:
  541. irq_free_descs(virq, 1);
  542. error:
  543. irq_free_virt(virq, 1);
  544. return -1;
  545. }
  546. unsigned int irq_create_direct_mapping(struct irq_host *host)
  547. {
  548. unsigned int virq;
  549. if (host == NULL)
  550. host = irq_default_host;
  551. BUG_ON(host == NULL);
  552. WARN_ON(host->revmap_type != IRQ_HOST_MAP_NOMAP);
  553. virq = irq_alloc_virt(host, 1, 0);
  554. if (virq == NO_IRQ) {
  555. pr_debug("irq: create_direct virq allocation failed\n");
  556. return NO_IRQ;
  557. }
  558. pr_debug("irq: create_direct obtained virq %d\n", virq);
  559. if (irq_setup_virq(host, virq, virq))
  560. return NO_IRQ;
  561. return virq;
  562. }
  563. unsigned int irq_create_mapping(struct irq_host *host,
  564. irq_hw_number_t hwirq)
  565. {
  566. unsigned int virq, hint;
  567. pr_debug("irq: irq_create_mapping(0x%p, 0x%lx)\n", host, hwirq);
  568. /* Look for default host if nececssary */
  569. if (host == NULL)
  570. host = irq_default_host;
  571. if (host == NULL) {
  572. printk(KERN_WARNING "irq_create_mapping called for"
  573. " NULL host, hwirq=%lx\n", hwirq);
  574. WARN_ON(1);
  575. return NO_IRQ;
  576. }
  577. pr_debug("irq: -> using host @%p\n", host);
  578. /* Check if mapping already exist, if it does, call
  579. * host->ops->map() to update the flags
  580. */
  581. virq = irq_find_mapping(host, hwirq);
  582. if (virq != NO_IRQ) {
  583. if (host->ops->remap)
  584. host->ops->remap(host, virq, hwirq);
  585. pr_debug("irq: -> existing mapping on virq %d\n", virq);
  586. return virq;
  587. }
  588. /* Get a virtual interrupt number */
  589. if (host->revmap_type == IRQ_HOST_MAP_LEGACY) {
  590. /* Handle legacy */
  591. virq = (unsigned int)hwirq;
  592. if (virq == 0 || virq >= NUM_ISA_INTERRUPTS)
  593. return NO_IRQ;
  594. return virq;
  595. } else {
  596. /* Allocate a virtual interrupt number */
  597. hint = hwirq % irq_virq_count;
  598. virq = irq_alloc_virt(host, 1, hint);
  599. if (virq == NO_IRQ) {
  600. pr_debug("irq: -> virq allocation failed\n");
  601. return NO_IRQ;
  602. }
  603. }
  604. if (irq_setup_virq(host, virq, hwirq))
  605. return NO_IRQ;
  606. printk(KERN_DEBUG "irq: irq %lu on host %s mapped to virtual irq %u\n",
  607. hwirq, host->of_node ? host->of_node->full_name : "null", virq);
  608. return virq;
  609. }
  610. EXPORT_SYMBOL_GPL(irq_create_mapping);
  611. unsigned int irq_create_of_mapping(struct device_node *controller,
  612. const u32 *intspec, unsigned int intsize)
  613. {
  614. struct irq_host *host;
  615. irq_hw_number_t hwirq;
  616. unsigned int type = IRQ_TYPE_NONE;
  617. unsigned int virq;
  618. if (controller == NULL)
  619. host = irq_default_host;
  620. else
  621. host = irq_find_host(controller);
  622. if (host == NULL) {
  623. printk(KERN_WARNING "irq: no irq host found for %s !\n",
  624. controller->full_name);
  625. return NO_IRQ;
  626. }
  627. /* If host has no translation, then we assume interrupt line */
  628. if (host->ops->xlate == NULL)
  629. hwirq = intspec[0];
  630. else {
  631. if (host->ops->xlate(host, controller, intspec, intsize,
  632. &hwirq, &type))
  633. return NO_IRQ;
  634. }
  635. /* Create mapping */
  636. virq = irq_create_mapping(host, hwirq);
  637. if (virq == NO_IRQ)
  638. return virq;
  639. /* Set type if specified and different than the current one */
  640. if (type != IRQ_TYPE_NONE &&
  641. type != (irqd_get_trigger_type(irq_get_irq_data(virq))))
  642. irq_set_irq_type(virq, type);
  643. return virq;
  644. }
  645. EXPORT_SYMBOL_GPL(irq_create_of_mapping);
  646. void irq_dispose_mapping(unsigned int virq)
  647. {
  648. struct irq_host *host;
  649. irq_hw_number_t hwirq;
  650. if (virq == NO_IRQ)
  651. return;
  652. host = irq_map[virq].host;
  653. WARN_ON (host == NULL);
  654. if (host == NULL)
  655. return;
  656. /* Never unmap legacy interrupts */
  657. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  658. return;
  659. /* remove chip and handler */
  660. irq_set_chip_and_handler(virq, NULL, NULL);
  661. /* Make sure it's completed */
  662. synchronize_irq(virq);
  663. /* Tell the PIC about it */
  664. if (host->ops->unmap)
  665. host->ops->unmap(host, virq);
  666. smp_mb();
  667. /* Clear reverse map */
  668. hwirq = irq_map[virq].hwirq;
  669. switch(host->revmap_type) {
  670. case IRQ_HOST_MAP_LINEAR:
  671. if (hwirq < host->revmap_data.linear.size)
  672. host->revmap_data.linear.revmap[hwirq] = NO_IRQ;
  673. break;
  674. case IRQ_HOST_MAP_TREE:
  675. /*
  676. * Check if radix tree allocated yet, if not then nothing to
  677. * remove.
  678. */
  679. smp_rmb();
  680. if (revmap_trees_allocated < 1)
  681. break;
  682. mutex_lock(&revmap_trees_mutex);
  683. radix_tree_delete(&host->revmap_data.tree, hwirq);
  684. mutex_unlock(&revmap_trees_mutex);
  685. break;
  686. }
  687. /* Destroy map */
  688. smp_mb();
  689. irq_map[virq].hwirq = host->inval_irq;
  690. irq_set_status_flags(virq, IRQ_NOREQUEST);
  691. irq_free_descs(virq, 1);
  692. /* Free it */
  693. irq_free_virt(virq, 1);
  694. }
  695. EXPORT_SYMBOL_GPL(irq_dispose_mapping);
  696. unsigned int irq_find_mapping(struct irq_host *host,
  697. irq_hw_number_t hwirq)
  698. {
  699. unsigned int i;
  700. unsigned int hint = hwirq % irq_virq_count;
  701. /* Look for default host if nececssary */
  702. if (host == NULL)
  703. host = irq_default_host;
  704. if (host == NULL)
  705. return NO_IRQ;
  706. /* legacy -> bail early */
  707. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  708. return hwirq;
  709. /* Slow path does a linear search of the map */
  710. if (hint < NUM_ISA_INTERRUPTS)
  711. hint = NUM_ISA_INTERRUPTS;
  712. i = hint;
  713. do {
  714. if (irq_map[i].host == host &&
  715. irq_map[i].hwirq == hwirq)
  716. return i;
  717. i++;
  718. if (i >= irq_virq_count)
  719. i = NUM_ISA_INTERRUPTS;
  720. } while(i != hint);
  721. return NO_IRQ;
  722. }
  723. EXPORT_SYMBOL_GPL(irq_find_mapping);
  724. unsigned int irq_radix_revmap_lookup(struct irq_host *host,
  725. irq_hw_number_t hwirq)
  726. {
  727. struct irq_map_entry *ptr;
  728. unsigned int virq;
  729. WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE);
  730. /*
  731. * Check if the radix tree exists and has bee initialized.
  732. * If not, we fallback to slow mode
  733. */
  734. if (revmap_trees_allocated < 2)
  735. return irq_find_mapping(host, hwirq);
  736. /* Now try to resolve */
  737. /*
  738. * No rcu_read_lock(ing) needed, the ptr returned can't go under us
  739. * as it's referencing an entry in the static irq_map table.
  740. */
  741. ptr = radix_tree_lookup(&host->revmap_data.tree, hwirq);
  742. /*
  743. * If found in radix tree, then fine.
  744. * Else fallback to linear lookup - this should not happen in practice
  745. * as it means that we failed to insert the node in the radix tree.
  746. */
  747. if (ptr)
  748. virq = ptr - irq_map;
  749. else
  750. virq = irq_find_mapping(host, hwirq);
  751. return virq;
  752. }
  753. void irq_radix_revmap_insert(struct irq_host *host, unsigned int virq,
  754. irq_hw_number_t hwirq)
  755. {
  756. WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE);
  757. /*
  758. * Check if the radix tree exists yet.
  759. * If not, then the irq will be inserted into the tree when it gets
  760. * initialized.
  761. */
  762. smp_rmb();
  763. if (revmap_trees_allocated < 1)
  764. return;
  765. if (virq != NO_IRQ) {
  766. mutex_lock(&revmap_trees_mutex);
  767. radix_tree_insert(&host->revmap_data.tree, hwirq,
  768. &irq_map[virq]);
  769. mutex_unlock(&revmap_trees_mutex);
  770. }
  771. }
  772. unsigned int irq_linear_revmap(struct irq_host *host,
  773. irq_hw_number_t hwirq)
  774. {
  775. unsigned int *revmap;
  776. WARN_ON(host->revmap_type != IRQ_HOST_MAP_LINEAR);
  777. /* Check revmap bounds */
  778. if (unlikely(hwirq >= host->revmap_data.linear.size))
  779. return irq_find_mapping(host, hwirq);
  780. /* Check if revmap was allocated */
  781. revmap = host->revmap_data.linear.revmap;
  782. if (unlikely(revmap == NULL))
  783. return irq_find_mapping(host, hwirq);
  784. /* Fill up revmap with slow path if no mapping found */
  785. if (unlikely(revmap[hwirq] == NO_IRQ))
  786. revmap[hwirq] = irq_find_mapping(host, hwirq);
  787. return revmap[hwirq];
  788. }
  789. unsigned int irq_alloc_virt(struct irq_host *host,
  790. unsigned int count,
  791. unsigned int hint)
  792. {
  793. unsigned long flags;
  794. unsigned int i, j, found = NO_IRQ;
  795. if (count == 0 || count > (irq_virq_count - NUM_ISA_INTERRUPTS))
  796. return NO_IRQ;
  797. raw_spin_lock_irqsave(&irq_big_lock, flags);
  798. /* Use hint for 1 interrupt if any */
  799. if (count == 1 && hint >= NUM_ISA_INTERRUPTS &&
  800. hint < irq_virq_count && irq_map[hint].host == NULL) {
  801. found = hint;
  802. goto hint_found;
  803. }
  804. /* Look for count consecutive numbers in the allocatable
  805. * (non-legacy) space
  806. */
  807. for (i = NUM_ISA_INTERRUPTS, j = 0; i < irq_virq_count; i++) {
  808. if (irq_map[i].host != NULL)
  809. j = 0;
  810. else
  811. j++;
  812. if (j == count) {
  813. found = i - count + 1;
  814. break;
  815. }
  816. }
  817. if (found == NO_IRQ) {
  818. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  819. return NO_IRQ;
  820. }
  821. hint_found:
  822. for (i = found; i < (found + count); i++) {
  823. irq_map[i].hwirq = host->inval_irq;
  824. smp_wmb();
  825. irq_map[i].host = host;
  826. }
  827. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  828. return found;
  829. }
  830. void irq_free_virt(unsigned int virq, unsigned int count)
  831. {
  832. unsigned long flags;
  833. unsigned int i;
  834. WARN_ON (virq < NUM_ISA_INTERRUPTS);
  835. WARN_ON (count == 0 || (virq + count) > irq_virq_count);
  836. raw_spin_lock_irqsave(&irq_big_lock, flags);
  837. for (i = virq; i < (virq + count); i++) {
  838. struct irq_host *host;
  839. if (i < NUM_ISA_INTERRUPTS ||
  840. (virq + count) > irq_virq_count)
  841. continue;
  842. host = irq_map[i].host;
  843. irq_map[i].hwirq = host->inval_irq;
  844. smp_wmb();
  845. irq_map[i].host = NULL;
  846. }
  847. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  848. }
  849. int arch_early_irq_init(void)
  850. {
  851. return 0;
  852. }
  853. /* We need to create the radix trees late */
  854. static int irq_late_init(void)
  855. {
  856. struct irq_host *h;
  857. unsigned int i;
  858. /*
  859. * No mutual exclusion with respect to accessors of the tree is needed
  860. * here as the synchronization is done via the state variable
  861. * revmap_trees_allocated.
  862. */
  863. list_for_each_entry(h, &irq_hosts, link) {
  864. if (h->revmap_type == IRQ_HOST_MAP_TREE)
  865. INIT_RADIX_TREE(&h->revmap_data.tree, GFP_KERNEL);
  866. }
  867. /*
  868. * Make sure the radix trees inits are visible before setting
  869. * the flag
  870. */
  871. smp_wmb();
  872. revmap_trees_allocated = 1;
  873. /*
  874. * Insert the reverse mapping for those interrupts already present
  875. * in irq_map[].
  876. */
  877. mutex_lock(&revmap_trees_mutex);
  878. for (i = 0; i < irq_virq_count; i++) {
  879. if (irq_map[i].host &&
  880. (irq_map[i].host->revmap_type == IRQ_HOST_MAP_TREE))
  881. radix_tree_insert(&irq_map[i].host->revmap_data.tree,
  882. irq_map[i].hwirq, &irq_map[i]);
  883. }
  884. mutex_unlock(&revmap_trees_mutex);
  885. /*
  886. * Make sure the radix trees insertions are visible before setting
  887. * the flag
  888. */
  889. smp_wmb();
  890. revmap_trees_allocated = 2;
  891. return 0;
  892. }
  893. arch_initcall(irq_late_init);
  894. #ifdef CONFIG_VIRQ_DEBUG
  895. static int virq_debug_show(struct seq_file *m, void *private)
  896. {
  897. unsigned long flags;
  898. struct irq_desc *desc;
  899. const char *p;
  900. static const char none[] = "none";
  901. int i;
  902. seq_printf(m, "%-5s %-7s %-15s %s\n", "virq", "hwirq",
  903. "chip name", "host name");
  904. for (i = 1; i < nr_irqs; i++) {
  905. desc = irq_to_desc(i);
  906. if (!desc)
  907. continue;
  908. raw_spin_lock_irqsave(&desc->lock, flags);
  909. if (desc->action && desc->action->handler) {
  910. struct irq_chip *chip;
  911. seq_printf(m, "%5d ", i);
  912. seq_printf(m, "0x%05lx ", virq_to_hw(i));
  913. chip = irq_desc_get_chip(desc);
  914. if (chip && chip->name)
  915. p = chip->name;
  916. else
  917. p = none;
  918. seq_printf(m, "%-15s ", p);
  919. if (irq_map[i].host && irq_map[i].host->of_node)
  920. p = irq_map[i].host->of_node->full_name;
  921. else
  922. p = none;
  923. seq_printf(m, "%s\n", p);
  924. }
  925. raw_spin_unlock_irqrestore(&desc->lock, flags);
  926. }
  927. return 0;
  928. }
  929. static int virq_debug_open(struct inode *inode, struct file *file)
  930. {
  931. return single_open(file, virq_debug_show, inode->i_private);
  932. }
  933. static const struct file_operations virq_debug_fops = {
  934. .open = virq_debug_open,
  935. .read = seq_read,
  936. .llseek = seq_lseek,
  937. .release = single_release,
  938. };
  939. static int __init irq_debugfs_init(void)
  940. {
  941. if (debugfs_create_file("virq_mapping", S_IRUGO, powerpc_debugfs_root,
  942. NULL, &virq_debug_fops) == NULL)
  943. return -ENOMEM;
  944. return 0;
  945. }
  946. __initcall(irq_debugfs_init);
  947. #endif /* CONFIG_VIRQ_DEBUG */
  948. #ifdef CONFIG_PPC64
  949. static int __init setup_noirqdistrib(char *str)
  950. {
  951. distribute_irqs = 0;
  952. return 1;
  953. }
  954. __setup("noirqdistrib", setup_noirqdistrib);
  955. #endif /* CONFIG_PPC64 */