irq-vic-timer.c 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. /* arch/arm/plat-samsung/irq-vic-timer.c
  2. * originally part of arch/arm/plat-s3c64xx/irq.c
  3. *
  4. * Copyright 2008 Openmoko, Inc.
  5. * Copyright 2008 Simtec Electronics
  6. * Ben Dooks <ben@simtec.co.uk>
  7. * http://armlinux.simtec.co.uk/
  8. *
  9. * S3C64XX - Interrupt handling
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #include <linux/kernel.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/irq.h>
  18. #include <linux/io.h>
  19. #include <mach/map.h>
  20. #include <plat/irq-vic-timer.h>
  21. #include <plat/regs-timer.h>
  22. static void s3c_irq_demux_vic_timer(unsigned int irq, struct irq_desc *desc)
  23. {
  24. generic_handle_irq((int)desc->irq_data.handler_data);
  25. }
  26. /* We assume the IRQ_TIMER0..IRQ_TIMER4 range is continuous. */
  27. static void s3c_irq_timer_mask(struct irq_data *data)
  28. {
  29. u32 reg = __raw_readl(S3C64XX_TINT_CSTAT);
  30. u32 mask = (u32)data->chip_data;
  31. reg &= 0x1f; /* mask out pending interrupts */
  32. reg &= ~mask;
  33. __raw_writel(reg, S3C64XX_TINT_CSTAT);
  34. }
  35. static void s3c_irq_timer_unmask(struct irq_data *data)
  36. {
  37. u32 reg = __raw_readl(S3C64XX_TINT_CSTAT);
  38. u32 mask = (u32)data->chip_data;
  39. reg &= 0x1f; /* mask out pending interrupts */
  40. reg |= mask;
  41. __raw_writel(reg, S3C64XX_TINT_CSTAT);
  42. }
  43. static void s3c_irq_timer_ack(struct irq_data *data)
  44. {
  45. u32 reg = __raw_readl(S3C64XX_TINT_CSTAT);
  46. u32 mask = (u32)data->chip_data;
  47. reg &= 0x1f;
  48. reg |= mask << 5;
  49. __raw_writel(reg, S3C64XX_TINT_CSTAT);
  50. }
  51. static struct irq_chip s3c_irq_timer = {
  52. .name = "s3c-timer",
  53. .irq_mask = s3c_irq_timer_mask,
  54. .irq_unmask = s3c_irq_timer_unmask,
  55. .irq_ack = s3c_irq_timer_ack,
  56. };
  57. /**
  58. * s3c_init_vic_timer_irq() - initialise timer irq chanined off VIC.\
  59. * @parent_irq: The parent IRQ on the VIC for the timer.
  60. * @timer_irq: The IRQ to be used for the timer.
  61. *
  62. * Register the necessary IRQ chaining and support for the timer IRQs
  63. * chained of the VIC.
  64. */
  65. void __init s3c_init_vic_timer_irq(unsigned int parent_irq,
  66. unsigned int timer_irq)
  67. {
  68. irq_set_chained_handler(parent_irq, s3c_irq_demux_vic_timer);
  69. irq_set_handler_data(parent_irq, (void *)timer_irq);
  70. irq_set_chip_and_handler(timer_irq, &s3c_irq_timer, handle_level_irq);
  71. irq_set_chip_data(timer_irq, (void *)(1 << (timer_irq - IRQ_TIMER0)));
  72. set_irq_flags(timer_irq, IRQF_VALID);
  73. }