system.c 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182
  1. /*
  2. * Copyright (C) 1999 ARM Limited
  3. * Copyright (C) 2000 Deep Blue Solutions Ltd
  4. * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved.
  5. * Copyright 2008 Juergen Beisert, kernel@pengutronix.de
  6. * Copyright 2009 Ilya Yanok, Emcraft Systems Ltd, yanok@emcraft.com
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. */
  18. #include <linux/kernel.h>
  19. #include <linux/clk.h>
  20. #include <linux/io.h>
  21. #include <linux/err.h>
  22. #include <linux/delay.h>
  23. #include <mach/hardware.h>
  24. #include <mach/common.h>
  25. #include <asm/proc-fns.h>
  26. #include <asm/system.h>
  27. #include <asm/mach-types.h>
  28. static void __iomem *wdog_base;
  29. /*
  30. * Reset the system. It is called by machine_restart().
  31. */
  32. void arch_reset(char mode, const char *cmd)
  33. {
  34. unsigned int wcr_enable;
  35. #ifdef CONFIG_ARCH_MXC91231
  36. if (cpu_is_mxc91231()) {
  37. mxc91231_arch_reset(mode, cmd);
  38. return;
  39. }
  40. #endif
  41. #ifdef CONFIG_MACH_MX51_EFIKAMX
  42. if (machine_is_mx51_efikamx()) {
  43. mx51_efikamx_reset();
  44. return;
  45. }
  46. #endif
  47. if (cpu_is_mx1()) {
  48. wcr_enable = (1 << 0);
  49. } else {
  50. struct clk *clk;
  51. clk = clk_get_sys("imx2-wdt.0", NULL);
  52. if (!IS_ERR(clk))
  53. clk_enable(clk);
  54. wcr_enable = (1 << 2);
  55. }
  56. /* Assert SRS signal */
  57. __raw_writew(wcr_enable, wdog_base);
  58. /* wait for reset to assert... */
  59. mdelay(500);
  60. printk(KERN_ERR "Watchdog reset failed to assert reset\n");
  61. /* delay to allow the serial port to show the message */
  62. mdelay(50);
  63. /* we'll take a jump through zero as a poor second */
  64. cpu_reset(0);
  65. }
  66. void mxc_arch_reset_init(void __iomem *base)
  67. {
  68. wdog_base = base;
  69. }