system.h 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. /*
  2. * Copyright (C) 1999 ARM Limited
  3. * Copyright (C) 2000 Deep Blue Solutions Ltd
  4. * Copyright 2004-2008 Freescale Semiconductor, Inc. All Rights Reserved.
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #ifndef __ASM_ARCH_MXC_SYSTEM_H__
  17. #define __ASM_ARCH_MXC_SYSTEM_H__
  18. #include <mach/hardware.h>
  19. #include <mach/common.h>
  20. static inline void arch_idle(void)
  21. {
  22. #ifdef CONFIG_ARCH_MXC91231
  23. if (cpu_is_mxc91231()) {
  24. /* Need this to set DSM low-power mode */
  25. mxc91231_prepare_idle();
  26. }
  27. #endif
  28. /* fix i.MX31 errata TLSbo65953 and i.MX35 errata ENGcm09472 */
  29. if (cpu_is_mx31() || cpu_is_mx35()) {
  30. unsigned long reg = 0;
  31. __asm__ __volatile__(
  32. /* disable I and D cache */
  33. "mrc p15, 0, %0, c1, c0, 0\n"
  34. "bic %0, %0, #0x00001000\n"
  35. "bic %0, %0, #0x00000004\n"
  36. "mcr p15, 0, %0, c1, c0, 0\n"
  37. /* invalidate I cache */
  38. "mov %0, #0\n"
  39. "mcr p15, 0, %0, c7, c5, 0\n"
  40. /* clear and invalidate D cache */
  41. "mov %0, #0\n"
  42. "mcr p15, 0, %0, c7, c14, 0\n"
  43. /* WFI */
  44. "mov %0, #0\n"
  45. "mcr p15, 0, %0, c7, c0, 4\n"
  46. "nop\n" "nop\n" "nop\n" "nop\n"
  47. "nop\n" "nop\n" "nop\n"
  48. /* enable I and D cache */
  49. "mrc p15, 0, %0, c1, c0, 0\n"
  50. "orr %0, %0, #0x00001000\n"
  51. "orr %0, %0, #0x00000004\n"
  52. "mcr p15, 0, %0, c1, c0, 0\n"
  53. : "=r" (reg));
  54. } else
  55. cpu_do_idle();
  56. }
  57. void arch_reset(char mode, const char *cmd);
  58. #endif /* __ASM_ARCH_MXC_SYSTEM_H__ */