debug-macro.S 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. /* arch/arm/mach-imx/include/mach/debug-macro.S
  2. *
  3. * Debugging macro include header
  4. *
  5. * Copyright (C) 1994-1999 Russell King
  6. * Moved from linux/arch/arm/kernel/debug.S by Ben Dooks
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. *
  12. */
  13. #include <mach/hardware.h>
  14. #ifdef CONFIG_ARCH_MX1
  15. #define UART_PADDR MX1_UART1_BASE_ADDR
  16. #endif
  17. #ifdef CONFIG_ARCH_MX25
  18. #ifdef UART_PADDR
  19. #error "CONFIG_DEBUG_LL is incompatible with multiple archs"
  20. #endif
  21. #define UART_PADDR MX25_UART1_BASE_ADDR
  22. #endif
  23. #ifdef CONFIG_ARCH_MX2
  24. #ifdef UART_PADDR
  25. #error "CONFIG_DEBUG_LL is incompatible with multiple archs"
  26. #endif
  27. #define UART_PADDR MX2x_UART1_BASE_ADDR
  28. #endif
  29. #ifdef CONFIG_ARCH_MX3
  30. #ifdef UART_PADDR
  31. #error "CONFIG_DEBUG_LL is incompatible with multiple archs"
  32. #endif
  33. #define UART_PADDR MX3x_UART1_BASE_ADDR
  34. #endif
  35. #ifdef CONFIG_ARCH_MX5
  36. #ifdef UART_PADDR
  37. #error "CONFIG_DEBUG_LL is incompatible with multiple archs"
  38. #endif
  39. #define UART_PADDR MX51_UART1_BASE_ADDR
  40. #endif
  41. #ifdef CONFIG_ARCH_MXC91231
  42. #ifdef UART_PADDR
  43. #error "CONFIG_DEBUG_LL is incompatible with multiple archs"
  44. #endif
  45. #define UART_PADDR MXC91231_UART2_BASE_ADDR
  46. #endif
  47. #define UART_VADDR IMX_IO_ADDRESS(UART_PADDR)
  48. .macro addruart, rp, rv
  49. ldr \rp, =UART_PADDR @ physical
  50. ldr \rv, =UART_VADDR @ virtual
  51. .endm
  52. .macro senduart,rd,rx
  53. str \rd, [\rx, #0x40] @ TXDATA
  54. .endm
  55. .macro waituart,rd,rx
  56. .endm
  57. .macro busyuart,rd,rx
  58. 1002: ldr \rd, [\rx, #0x98] @ SR2
  59. tst \rd, #1 << 3 @ TXDC
  60. beq 1002b @ wait until transmit done
  61. .endm