tlb-v7.S 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. /*
  2. * linux/arch/arm/mm/tlb-v7.S
  3. *
  4. * Copyright (C) 1997-2002 Russell King
  5. * Modified for ARMv7 by Catalin Marinas
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * ARM architecture version 6 TLB handling functions.
  12. * These assume a split I/D TLB.
  13. */
  14. #include <linux/init.h>
  15. #include <linux/linkage.h>
  16. #include <asm/assembler.h>
  17. #include <asm/asm-offsets.h>
  18. #include <asm/page.h>
  19. #include <asm/tlbflush.h>
  20. #include "proc-macros.S"
  21. /*
  22. * v7wbi_flush_user_tlb_range(start, end, vma)
  23. *
  24. * Invalidate a range of TLB entries in the specified address space.
  25. *
  26. * - start - start address (may not be aligned)
  27. * - end - end address (exclusive, may not be aligned)
  28. * - vma - vma_struct describing address range
  29. *
  30. * It is assumed that:
  31. * - the "Invalidate single entry" instruction will invalidate
  32. * both the I and the D TLBs on Harvard-style TLBs
  33. */
  34. ENTRY(v7wbi_flush_user_tlb_range)
  35. vma_vm_mm r3, r2 @ get vma->vm_mm
  36. mmid r3, r3 @ get vm_mm->context.id
  37. dsb
  38. mov r0, r0, lsr #PAGE_SHIFT @ align address
  39. mov r1, r1, lsr #PAGE_SHIFT
  40. asid r3, r3 @ mask ASID
  41. orr r0, r3, r0, lsl #PAGE_SHIFT @ Create initial MVA
  42. mov r1, r1, lsl #PAGE_SHIFT
  43. 1:
  44. ALT_SMP(mcr p15, 0, r0, c8, c3, 1) @ TLB invalidate U MVA (shareable)
  45. ALT_UP(mcr p15, 0, r0, c8, c7, 1) @ TLB invalidate U MVA
  46. add r0, r0, #PAGE_SZ
  47. cmp r0, r1
  48. blo 1b
  49. mov ip, #0
  50. ALT_SMP(mcr p15, 0, ip, c7, c1, 6) @ flush BTAC/BTB Inner Shareable
  51. ALT_UP(mcr p15, 0, ip, c7, c5, 6) @ flush BTAC/BTB
  52. dsb
  53. mov pc, lr
  54. ENDPROC(v7wbi_flush_user_tlb_range)
  55. /*
  56. * v7wbi_flush_kern_tlb_range(start,end)
  57. *
  58. * Invalidate a range of kernel TLB entries
  59. *
  60. * - start - start address (may not be aligned)
  61. * - end - end address (exclusive, may not be aligned)
  62. */
  63. ENTRY(v7wbi_flush_kern_tlb_range)
  64. dsb
  65. mov r0, r0, lsr #PAGE_SHIFT @ align address
  66. mov r1, r1, lsr #PAGE_SHIFT
  67. mov r0, r0, lsl #PAGE_SHIFT
  68. mov r1, r1, lsl #PAGE_SHIFT
  69. 1:
  70. ALT_SMP(mcr p15, 0, r0, c8, c3, 1) @ TLB invalidate U MVA (shareable)
  71. ALT_UP(mcr p15, 0, r0, c8, c7, 1) @ TLB invalidate U MVA
  72. add r0, r0, #PAGE_SZ
  73. cmp r0, r1
  74. blo 1b
  75. mov r2, #0
  76. ALT_SMP(mcr p15, 0, r2, c7, c1, 6) @ flush BTAC/BTB Inner Shareable
  77. ALT_UP(mcr p15, 0, r2, c7, c5, 6) @ flush BTAC/BTB
  78. dsb
  79. isb
  80. mov pc, lr
  81. ENDPROC(v7wbi_flush_kern_tlb_range)
  82. __INIT
  83. .type v7wbi_tlb_fns, #object
  84. ENTRY(v7wbi_tlb_fns)
  85. .long v7wbi_flush_user_tlb_range
  86. .long v7wbi_flush_kern_tlb_range
  87. ALT_SMP(.long v7wbi_tlb_flags_smp)
  88. ALT_UP(.long v7wbi_tlb_flags_up)
  89. .size v7wbi_tlb_fns, . - v7wbi_tlb_fns