io.h 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. /*
  2. * arch/arm/mach-tegra/include/mach/io.h
  3. *
  4. * Copyright (C) 2010 Google, Inc.
  5. *
  6. * Author:
  7. * Colin Cross <ccross@google.com>
  8. * Erik Gilling <konkers@google.com>
  9. *
  10. * This software is licensed under the terms of the GNU General Public
  11. * License version 2, as published by the Free Software Foundation, and
  12. * may be copied, distributed, and modified under those terms.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. */
  20. #ifndef __MACH_TEGRA_IO_H
  21. #define __MACH_TEGRA_IO_H
  22. #define IO_SPACE_LIMIT 0xffff
  23. /* On TEGRA, many peripherals are very closely packed in
  24. * two 256MB io windows (that actually only use about 64KB
  25. * at the start of each).
  26. *
  27. * We will just map the first 1MB of each window (to minimize
  28. * pt entries needed) and provide a macro to transform physical
  29. * io addresses to an appropriate void __iomem *.
  30. *
  31. */
  32. #define IO_IRAM_PHYS 0x40000000
  33. #define IO_IRAM_VIRT 0xFE400000
  34. #define IO_IRAM_SIZE SZ_256K
  35. #define IO_CPU_PHYS 0x50040000
  36. #define IO_CPU_VIRT 0xFE000000
  37. #define IO_CPU_SIZE SZ_16K
  38. #define IO_PPSB_PHYS 0x60000000
  39. #define IO_PPSB_VIRT 0xFE200000
  40. #define IO_PPSB_SIZE SZ_1M
  41. #define IO_APB_PHYS 0x70000000
  42. #define IO_APB_VIRT 0xFE300000
  43. #define IO_APB_SIZE SZ_1M
  44. #define IO_TO_VIRT_BETWEEN(p, st, sz) ((p) >= (st) && (p) < ((st) + (sz)))
  45. #define IO_TO_VIRT_XLATE(p, pst, vst) (((p) - (pst) + (vst)))
  46. #define IO_TO_VIRT(n) ( \
  47. IO_TO_VIRT_BETWEEN((n), IO_PPSB_PHYS, IO_PPSB_SIZE) ? \
  48. IO_TO_VIRT_XLATE((n), IO_PPSB_PHYS, IO_PPSB_VIRT) : \
  49. IO_TO_VIRT_BETWEEN((n), IO_APB_PHYS, IO_APB_SIZE) ? \
  50. IO_TO_VIRT_XLATE((n), IO_APB_PHYS, IO_APB_VIRT) : \
  51. IO_TO_VIRT_BETWEEN((n), IO_CPU_PHYS, IO_CPU_SIZE) ? \
  52. IO_TO_VIRT_XLATE((n), IO_CPU_PHYS, IO_CPU_VIRT) : \
  53. IO_TO_VIRT_BETWEEN((n), IO_IRAM_PHYS, IO_IRAM_SIZE) ? \
  54. IO_TO_VIRT_XLATE((n), IO_IRAM_PHYS, IO_IRAM_VIRT) : \
  55. 0)
  56. #ifndef __ASSEMBLER__
  57. #define __arch_ioremap tegra_ioremap
  58. #define __arch_iounmap tegra_iounmap
  59. void __iomem *tegra_ioremap(unsigned long phys, size_t size, unsigned int type);
  60. void tegra_iounmap(volatile void __iomem *addr);
  61. #define IO_ADDRESS(n) ((void __iomem *) IO_TO_VIRT(n))
  62. #ifdef CONFIG_TEGRA_PCI
  63. extern void __iomem *tegra_pcie_io_base;
  64. static inline void __iomem *__io(unsigned long addr)
  65. {
  66. return tegra_pcie_io_base + (addr & IO_SPACE_LIMIT);
  67. }
  68. #else
  69. static inline void __iomem *__io(unsigned long addr)
  70. {
  71. return (void __iomem *)addr;
  72. }
  73. #endif
  74. #define __io(a) __io(a)
  75. #define __mem_pci(a) (a)
  76. #endif
  77. #endif