map.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. /* linux/arch/arm/mach-s5pc100/include/mach/map.h
  2. *
  3. * Copyright (c) 2011 Samsung Electronics Co., Ltd.
  4. * http://www.samsung.com/
  5. *
  6. * Copyright 2009 Samsung Electronics Co.
  7. * Byungho Min <bhmin@samsung.com>
  8. *
  9. * S5PC100 - Memory map definitions
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License version 2 as
  13. * published by the Free Software Foundation.
  14. */
  15. #ifndef __ASM_ARCH_MAP_H
  16. #define __ASM_ARCH_MAP_H __FILE__
  17. #include <plat/map-base.h>
  18. #include <plat/map-s5p.h>
  19. #define S5PC100_PA_SDRAM 0x20000000
  20. #define S5PC100_PA_ONENAND 0xE7100000
  21. #define S5PC100_PA_ONENAND_BUF 0xB0000000
  22. #define S5PC100_PA_CHIPID 0xE0000000
  23. #define S5PC100_PA_SYSCON 0xE0100000
  24. #define S5PC100_PA_OTHERS 0xE0200000
  25. #define S5PC100_PA_GPIO 0xE0300000
  26. #define S5PC100_PA_VIC0 0xE4000000
  27. #define S5PC100_PA_VIC1 0xE4100000
  28. #define S5PC100_PA_VIC2 0xE4200000
  29. #define S5PC100_PA_SROMC 0xE7000000
  30. #define S5PC100_PA_CFCON 0xE7800000
  31. #define S5PC100_PA_MDMA 0xE8100000
  32. #define S5PC100_PA_PDMA0 0xE9000000
  33. #define S5PC100_PA_PDMA1 0xE9200000
  34. #define S5PC100_PA_TIMER 0xEA000000
  35. #define S5PC100_PA_SYSTIMER 0xEA100000
  36. #define S5PC100_PA_WATCHDOG 0xEA200000
  37. #define S5PC100_PA_RTC 0xEA300000
  38. #define S5PC100_PA_UART 0xEC000000
  39. #define S5PC100_PA_IIC0 0xEC100000
  40. #define S5PC100_PA_IIC1 0xEC200000
  41. #define S5PC100_PA_SPI0 0xEC300000
  42. #define S5PC100_PA_SPI1 0xEC400000
  43. #define S5PC100_PA_SPI2 0xEC500000
  44. #define S5PC100_PA_USB_HSOTG 0xED200000
  45. #define S5PC100_PA_USB_HSPHY 0xED300000
  46. #define S5PC100_PA_HSMMC(x) (0xED800000 + ((x) * 0x100000))
  47. #define S5PC100_PA_FB 0xEE000000
  48. #define S5PC100_PA_FIMC0 0xEE200000
  49. #define S5PC100_PA_FIMC1 0xEE300000
  50. #define S5PC100_PA_FIMC2 0xEE400000
  51. #define S5PC100_PA_I2S0 0xF2000000
  52. #define S5PC100_PA_I2S1 0xF2100000
  53. #define S5PC100_PA_I2S2 0xF2200000
  54. #define S5PC100_PA_AC97 0xF2300000
  55. #define S5PC100_PA_PCM0 0xF2400000
  56. #define S5PC100_PA_PCM1 0xF2500000
  57. #define S5PC100_PA_SPDIF 0xF2600000
  58. #define S5PC100_PA_TSADC 0xF3000000
  59. #define S5PC100_PA_KEYPAD 0xF3100000
  60. /* Compatibiltiy Defines */
  61. #define S3C_PA_FB S5PC100_PA_FB
  62. #define S3C_PA_HSMMC0 S5PC100_PA_HSMMC(0)
  63. #define S3C_PA_HSMMC1 S5PC100_PA_HSMMC(1)
  64. #define S3C_PA_HSMMC2 S5PC100_PA_HSMMC(2)
  65. #define S3C_PA_IIC S5PC100_PA_IIC0
  66. #define S3C_PA_IIC1 S5PC100_PA_IIC1
  67. #define S3C_PA_KEYPAD S5PC100_PA_KEYPAD
  68. #define S3C_PA_ONENAND S5PC100_PA_ONENAND
  69. #define S3C_PA_ONENAND_BUF S5PC100_PA_ONENAND_BUF
  70. #define S3C_PA_RTC S5PC100_PA_RTC
  71. #define S3C_PA_TSADC S5PC100_PA_TSADC
  72. #define S3C_PA_USB_HSOTG S5PC100_PA_USB_HSOTG
  73. #define S3C_PA_USB_HSPHY S5PC100_PA_USB_HSPHY
  74. #define S3C_PA_WDT S5PC100_PA_WATCHDOG
  75. #define S5P_PA_CHIPID S5PC100_PA_CHIPID
  76. #define S5P_PA_FIMC0 S5PC100_PA_FIMC0
  77. #define S5P_PA_FIMC1 S5PC100_PA_FIMC1
  78. #define S5P_PA_FIMC2 S5PC100_PA_FIMC2
  79. #define S5P_PA_SDRAM S5PC100_PA_SDRAM
  80. #define S5P_PA_SROMC S5PC100_PA_SROMC
  81. #define S5P_PA_SYSCON S5PC100_PA_SYSCON
  82. #define S5P_PA_TIMER S5PC100_PA_TIMER
  83. #define SAMSUNG_PA_ADC S5PC100_PA_TSADC
  84. #define SAMSUNG_PA_CFCON S5PC100_PA_CFCON
  85. #define SAMSUNG_PA_KEYPAD S5PC100_PA_KEYPAD
  86. #define S5PC100_VA_OTHERS (S3C_VA_SYS + 0x10000)
  87. #define S3C_SZ_ONENAND_BUF (SZ_256M - SZ_32M)
  88. /* UART */
  89. #define S3C_PA_UART S5PC100_PA_UART
  90. #define S5P_PA_UART(x) (S3C_PA_UART + ((x) * S3C_UART_OFFSET))
  91. #define S5P_PA_UART0 S5P_PA_UART(0)
  92. #define S5P_PA_UART1 S5P_PA_UART(1)
  93. #define S5P_PA_UART2 S5P_PA_UART(2)
  94. #define S5P_PA_UART3 S5P_PA_UART(3)
  95. #define S5P_SZ_UART SZ_256
  96. #endif /* __ASM_ARCH_MAP_H */