mach-armadillo5x0.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578
  1. /*
  2. * armadillo5x0.c
  3. *
  4. * Copyright 2009 Alberto Panizzo <maramaopercheseimorto@gmail.com>
  5. * updates in http://alberdroid.blogspot.com/
  6. *
  7. * Based on Atmark Techno, Inc. armadillo 500 BSP 2008
  8. * Based on mx31ads.c and pcm037.c Great Work!
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
  23. * MA 02110-1301, USA.
  24. */
  25. #include <linux/types.h>
  26. #include <linux/init.h>
  27. #include <linux/clk.h>
  28. #include <linux/platform_device.h>
  29. #include <linux/gpio.h>
  30. #include <linux/smsc911x.h>
  31. #include <linux/interrupt.h>
  32. #include <linux/irq.h>
  33. #include <linux/mtd/physmap.h>
  34. #include <linux/io.h>
  35. #include <linux/input.h>
  36. #include <linux/gpio_keys.h>
  37. #include <linux/i2c.h>
  38. #include <linux/usb/otg.h>
  39. #include <linux/usb/ulpi.h>
  40. #include <linux/delay.h>
  41. #include <mach/hardware.h>
  42. #include <asm/mach-types.h>
  43. #include <asm/mach/arch.h>
  44. #include <asm/mach/time.h>
  45. #include <asm/memory.h>
  46. #include <asm/mach/map.h>
  47. #include <mach/common.h>
  48. #include <mach/iomux-mx3.h>
  49. #include <mach/ipu.h>
  50. #include <mach/mx3fb.h>
  51. #include <mach/ulpi.h>
  52. #include "devices-imx31.h"
  53. #include "devices.h"
  54. #include "crm_regs.h"
  55. static int armadillo5x0_pins[] = {
  56. /* UART1 */
  57. MX31_PIN_CTS1__CTS1,
  58. MX31_PIN_RTS1__RTS1,
  59. MX31_PIN_TXD1__TXD1,
  60. MX31_PIN_RXD1__RXD1,
  61. /* UART2 */
  62. MX31_PIN_CTS2__CTS2,
  63. MX31_PIN_RTS2__RTS2,
  64. MX31_PIN_TXD2__TXD2,
  65. MX31_PIN_RXD2__RXD2,
  66. /* LAN9118_IRQ */
  67. IOMUX_MODE(MX31_PIN_GPIO1_0, IOMUX_CONFIG_GPIO),
  68. /* SDHC1 */
  69. MX31_PIN_SD1_DATA3__SD1_DATA3,
  70. MX31_PIN_SD1_DATA2__SD1_DATA2,
  71. MX31_PIN_SD1_DATA1__SD1_DATA1,
  72. MX31_PIN_SD1_DATA0__SD1_DATA0,
  73. MX31_PIN_SD1_CLK__SD1_CLK,
  74. MX31_PIN_SD1_CMD__SD1_CMD,
  75. /* Framebuffer */
  76. MX31_PIN_LD0__LD0,
  77. MX31_PIN_LD1__LD1,
  78. MX31_PIN_LD2__LD2,
  79. MX31_PIN_LD3__LD3,
  80. MX31_PIN_LD4__LD4,
  81. MX31_PIN_LD5__LD5,
  82. MX31_PIN_LD6__LD6,
  83. MX31_PIN_LD7__LD7,
  84. MX31_PIN_LD8__LD8,
  85. MX31_PIN_LD9__LD9,
  86. MX31_PIN_LD10__LD10,
  87. MX31_PIN_LD11__LD11,
  88. MX31_PIN_LD12__LD12,
  89. MX31_PIN_LD13__LD13,
  90. MX31_PIN_LD14__LD14,
  91. MX31_PIN_LD15__LD15,
  92. MX31_PIN_LD16__LD16,
  93. MX31_PIN_LD17__LD17,
  94. MX31_PIN_VSYNC3__VSYNC3,
  95. MX31_PIN_HSYNC__HSYNC,
  96. MX31_PIN_FPSHIFT__FPSHIFT,
  97. MX31_PIN_DRDY0__DRDY0,
  98. IOMUX_MODE(MX31_PIN_LCS1, IOMUX_CONFIG_GPIO), /*ADV7125_PSAVE*/
  99. /* I2C2 */
  100. MX31_PIN_CSPI2_MOSI__SCL,
  101. MX31_PIN_CSPI2_MISO__SDA,
  102. /* OTG */
  103. MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
  104. MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
  105. MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
  106. MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
  107. MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
  108. MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
  109. MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
  110. MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
  111. MX31_PIN_USBOTG_CLK__USBOTG_CLK,
  112. MX31_PIN_USBOTG_DIR__USBOTG_DIR,
  113. MX31_PIN_USBOTG_NXT__USBOTG_NXT,
  114. MX31_PIN_USBOTG_STP__USBOTG_STP,
  115. /* USB host 2 */
  116. IOMUX_MODE(MX31_PIN_USBH2_CLK, IOMUX_CONFIG_FUNC),
  117. IOMUX_MODE(MX31_PIN_USBH2_DIR, IOMUX_CONFIG_FUNC),
  118. IOMUX_MODE(MX31_PIN_USBH2_NXT, IOMUX_CONFIG_FUNC),
  119. IOMUX_MODE(MX31_PIN_USBH2_STP, IOMUX_CONFIG_FUNC),
  120. IOMUX_MODE(MX31_PIN_USBH2_DATA0, IOMUX_CONFIG_FUNC),
  121. IOMUX_MODE(MX31_PIN_USBH2_DATA1, IOMUX_CONFIG_FUNC),
  122. IOMUX_MODE(MX31_PIN_STXD3, IOMUX_CONFIG_FUNC),
  123. IOMUX_MODE(MX31_PIN_SRXD3, IOMUX_CONFIG_FUNC),
  124. IOMUX_MODE(MX31_PIN_SCK3, IOMUX_CONFIG_FUNC),
  125. IOMUX_MODE(MX31_PIN_SFS3, IOMUX_CONFIG_FUNC),
  126. IOMUX_MODE(MX31_PIN_STXD6, IOMUX_CONFIG_FUNC),
  127. IOMUX_MODE(MX31_PIN_SRXD6, IOMUX_CONFIG_FUNC),
  128. };
  129. /* USB */
  130. #define OTG_RESET IOMUX_TO_GPIO(MX31_PIN_STXD4)
  131. #define USBH2_RESET IOMUX_TO_GPIO(MX31_PIN_SCK6)
  132. #define USBH2_CS IOMUX_TO_GPIO(MX31_PIN_GPIO1_3)
  133. #define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
  134. PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
  135. static int usbotg_init(struct platform_device *pdev)
  136. {
  137. int err;
  138. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG);
  139. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG);
  140. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG);
  141. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG);
  142. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG);
  143. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG);
  144. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG);
  145. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG);
  146. mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG);
  147. mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG);
  148. mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG);
  149. mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG);
  150. /* Chip already enabled by hardware */
  151. /* OTG phy reset*/
  152. err = gpio_request(OTG_RESET, "USB-OTG-RESET");
  153. if (err) {
  154. pr_err("Failed to request the usb otg reset gpio\n");
  155. return err;
  156. }
  157. err = gpio_direction_output(OTG_RESET, 1/*HIGH*/);
  158. if (err) {
  159. pr_err("Failed to reset the usb otg phy\n");
  160. goto otg_free_reset;
  161. }
  162. gpio_set_value(OTG_RESET, 0/*LOW*/);
  163. mdelay(5);
  164. gpio_set_value(OTG_RESET, 1/*HIGH*/);
  165. mdelay(10);
  166. return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED |
  167. MXC_EHCI_INTERFACE_DIFF_UNI);
  168. otg_free_reset:
  169. gpio_free(OTG_RESET);
  170. return err;
  171. }
  172. static int usbh2_init(struct platform_device *pdev)
  173. {
  174. int err;
  175. mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG);
  176. mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG);
  177. mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG);
  178. mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG);
  179. mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG);
  180. mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG);
  181. mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG);
  182. mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG);
  183. mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG);
  184. mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG);
  185. mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG);
  186. mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG);
  187. mxc_iomux_set_gpr(MUX_PGP_UH2, true);
  188. /* Enable the chip */
  189. err = gpio_request(USBH2_CS, "USB-H2-CS");
  190. if (err) {
  191. pr_err("Failed to request the usb host 2 CS gpio\n");
  192. return err;
  193. }
  194. err = gpio_direction_output(USBH2_CS, 0/*Enabled*/);
  195. if (err) {
  196. pr_err("Failed to drive the usb host 2 CS gpio\n");
  197. goto h2_free_cs;
  198. }
  199. /* H2 phy reset*/
  200. err = gpio_request(USBH2_RESET, "USB-H2-RESET");
  201. if (err) {
  202. pr_err("Failed to request the usb host 2 reset gpio\n");
  203. goto h2_free_cs;
  204. }
  205. err = gpio_direction_output(USBH2_RESET, 1/*HIGH*/);
  206. if (err) {
  207. pr_err("Failed to reset the usb host 2 phy\n");
  208. goto h2_free_reset;
  209. }
  210. gpio_set_value(USBH2_RESET, 0/*LOW*/);
  211. mdelay(5);
  212. gpio_set_value(USBH2_RESET, 1/*HIGH*/);
  213. mdelay(10);
  214. return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED |
  215. MXC_EHCI_INTERFACE_DIFF_UNI);
  216. h2_free_reset:
  217. gpio_free(USBH2_RESET);
  218. h2_free_cs:
  219. gpio_free(USBH2_CS);
  220. return err;
  221. }
  222. static struct mxc_usbh_platform_data usbotg_pdata __initdata = {
  223. .init = usbotg_init,
  224. .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
  225. };
  226. static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
  227. .init = usbh2_init,
  228. .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
  229. };
  230. /* RTC over I2C*/
  231. #define ARMADILLO5X0_RTC_GPIO IOMUX_TO_GPIO(MX31_PIN_SRXD4)
  232. static struct i2c_board_info armadillo5x0_i2c_rtc = {
  233. I2C_BOARD_INFO("s35390a", 0x30),
  234. };
  235. /* GPIO BUTTONS */
  236. static struct gpio_keys_button armadillo5x0_buttons[] = {
  237. {
  238. .code = KEY_ENTER, /*28*/
  239. .gpio = IOMUX_TO_GPIO(MX31_PIN_SCLK0),
  240. .active_low = 1,
  241. .desc = "menu",
  242. .wakeup = 1,
  243. }, {
  244. .code = KEY_BACK, /*158*/
  245. .gpio = IOMUX_TO_GPIO(MX31_PIN_SRST0),
  246. .active_low = 1,
  247. .desc = "back",
  248. .wakeup = 1,
  249. }
  250. };
  251. static struct gpio_keys_platform_data armadillo5x0_button_data = {
  252. .buttons = armadillo5x0_buttons,
  253. .nbuttons = ARRAY_SIZE(armadillo5x0_buttons),
  254. };
  255. static struct platform_device armadillo5x0_button_device = {
  256. .name = "gpio-keys",
  257. .id = -1,
  258. .num_resources = 0,
  259. .dev = {
  260. .platform_data = &armadillo5x0_button_data,
  261. }
  262. };
  263. /*
  264. * NAND Flash
  265. */
  266. static const struct mxc_nand_platform_data
  267. armadillo5x0_nand_board_info __initconst = {
  268. .width = 1,
  269. .hw_ecc = 1,
  270. };
  271. /*
  272. * MTD NOR Flash
  273. */
  274. static struct mtd_partition armadillo5x0_nor_flash_partitions[] = {
  275. {
  276. .name = "nor.bootloader",
  277. .offset = 0x00000000,
  278. .size = 4*32*1024,
  279. }, {
  280. .name = "nor.kernel",
  281. .offset = MTDPART_OFS_APPEND,
  282. .size = 16*128*1024,
  283. }, {
  284. .name = "nor.userland",
  285. .offset = MTDPART_OFS_APPEND,
  286. .size = 110*128*1024,
  287. }, {
  288. .name = "nor.config",
  289. .offset = MTDPART_OFS_APPEND,
  290. .size = 1*128*1024,
  291. },
  292. };
  293. static struct physmap_flash_data armadillo5x0_nor_flash_pdata = {
  294. .width = 2,
  295. .parts = armadillo5x0_nor_flash_partitions,
  296. .nr_parts = ARRAY_SIZE(armadillo5x0_nor_flash_partitions),
  297. };
  298. static struct resource armadillo5x0_nor_flash_resource = {
  299. .flags = IORESOURCE_MEM,
  300. .start = MX31_CS0_BASE_ADDR,
  301. .end = MX31_CS0_BASE_ADDR + SZ_64M - 1,
  302. };
  303. static struct platform_device armadillo5x0_nor_flash = {
  304. .name = "physmap-flash",
  305. .id = -1,
  306. .num_resources = 1,
  307. .resource = &armadillo5x0_nor_flash_resource,
  308. };
  309. /*
  310. * FB support
  311. */
  312. static const struct fb_videomode fb_modedb[] = {
  313. { /* 640x480 @ 60 Hz */
  314. .name = "CRT-VGA",
  315. .refresh = 60,
  316. .xres = 640,
  317. .yres = 480,
  318. .pixclock = 39721,
  319. .left_margin = 35,
  320. .right_margin = 115,
  321. .upper_margin = 43,
  322. .lower_margin = 1,
  323. .hsync_len = 10,
  324. .vsync_len = 1,
  325. .sync = FB_SYNC_OE_ACT_HIGH,
  326. .vmode = FB_VMODE_NONINTERLACED,
  327. .flag = 0,
  328. }, {/* 800x600 @ 56 Hz */
  329. .name = "CRT-SVGA",
  330. .refresh = 56,
  331. .xres = 800,
  332. .yres = 600,
  333. .pixclock = 30000,
  334. .left_margin = 30,
  335. .right_margin = 108,
  336. .upper_margin = 13,
  337. .lower_margin = 10,
  338. .hsync_len = 10,
  339. .vsync_len = 1,
  340. .sync = FB_SYNC_OE_ACT_HIGH | FB_SYNC_HOR_HIGH_ACT |
  341. FB_SYNC_VERT_HIGH_ACT,
  342. .vmode = FB_VMODE_NONINTERLACED,
  343. .flag = 0,
  344. },
  345. };
  346. static struct ipu_platform_data mx3_ipu_data = {
  347. .irq_base = MXC_IPU_IRQ_START,
  348. };
  349. static struct mx3fb_platform_data mx3fb_pdata = {
  350. .dma_dev = &mx3_ipu.dev,
  351. .name = "CRT-VGA",
  352. .mode = fb_modedb,
  353. .num_modes = ARRAY_SIZE(fb_modedb),
  354. };
  355. /*
  356. * SDHC 1
  357. * MMC support
  358. */
  359. static int armadillo5x0_sdhc1_get_ro(struct device *dev)
  360. {
  361. return gpio_get_value(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
  362. }
  363. static int armadillo5x0_sdhc1_init(struct device *dev,
  364. irq_handler_t detect_irq, void *data)
  365. {
  366. int ret;
  367. int gpio_det, gpio_wp;
  368. gpio_det = IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK);
  369. gpio_wp = IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B);
  370. ret = gpio_request(gpio_det, "sdhc-card-detect");
  371. if (ret)
  372. return ret;
  373. gpio_direction_input(gpio_det);
  374. ret = gpio_request(gpio_wp, "sdhc-write-protect");
  375. if (ret)
  376. goto err_gpio_free;
  377. gpio_direction_input(gpio_wp);
  378. /* When supported the trigger type have to be BOTH */
  379. ret = request_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), detect_irq,
  380. IRQF_DISABLED | IRQF_TRIGGER_FALLING,
  381. "sdhc-detect", data);
  382. if (ret)
  383. goto err_gpio_free_2;
  384. return 0;
  385. err_gpio_free_2:
  386. gpio_free(gpio_wp);
  387. err_gpio_free:
  388. gpio_free(gpio_det);
  389. return ret;
  390. }
  391. static void armadillo5x0_sdhc1_exit(struct device *dev, void *data)
  392. {
  393. free_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), data);
  394. gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK));
  395. gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
  396. }
  397. static const struct imxmmc_platform_data sdhc_pdata __initconst = {
  398. .get_ro = armadillo5x0_sdhc1_get_ro,
  399. .init = armadillo5x0_sdhc1_init,
  400. .exit = armadillo5x0_sdhc1_exit,
  401. };
  402. /*
  403. * SMSC 9118
  404. * Network support
  405. */
  406. static struct resource armadillo5x0_smc911x_resources[] = {
  407. {
  408. .start = MX31_CS3_BASE_ADDR,
  409. .end = MX31_CS3_BASE_ADDR + SZ_32M - 1,
  410. .flags = IORESOURCE_MEM,
  411. }, {
  412. .start = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
  413. .end = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
  414. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
  415. },
  416. };
  417. static struct smsc911x_platform_config smsc911x_info = {
  418. .flags = SMSC911X_USE_16BIT,
  419. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  420. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  421. };
  422. static struct platform_device armadillo5x0_smc911x_device = {
  423. .name = "smsc911x",
  424. .id = -1,
  425. .num_resources = ARRAY_SIZE(armadillo5x0_smc911x_resources),
  426. .resource = armadillo5x0_smc911x_resources,
  427. .dev = {
  428. .platform_data = &smsc911x_info,
  429. },
  430. };
  431. /* UART device data */
  432. static const struct imxuart_platform_data uart_pdata __initconst = {
  433. .flags = IMXUART_HAVE_RTSCTS,
  434. };
  435. static struct platform_device *devices[] __initdata = {
  436. &armadillo5x0_smc911x_device,
  437. &armadillo5x0_button_device,
  438. };
  439. /*
  440. * Perform board specific initializations
  441. */
  442. static void __init armadillo5x0_init(void)
  443. {
  444. mxc_iomux_setup_multiple_pins(armadillo5x0_pins,
  445. ARRAY_SIZE(armadillo5x0_pins), "armadillo5x0");
  446. platform_add_devices(devices, ARRAY_SIZE(devices));
  447. imx31_add_imx_i2c1(NULL);
  448. /* Register UART */
  449. imx31_add_imx_uart0(&uart_pdata);
  450. imx31_add_imx_uart1(&uart_pdata);
  451. /* SMSC9118 IRQ pin */
  452. gpio_direction_input(MX31_PIN_GPIO1_0);
  453. /* Register SDHC */
  454. imx31_add_mxc_mmc(0, &sdhc_pdata);
  455. /* Register FB */
  456. mxc_register_device(&mx3_ipu, &mx3_ipu_data);
  457. mxc_register_device(&mx3_fb, &mx3fb_pdata);
  458. /* Register NOR Flash */
  459. mxc_register_device(&armadillo5x0_nor_flash,
  460. &armadillo5x0_nor_flash_pdata);
  461. /* Register NAND Flash */
  462. imx31_add_mxc_nand(&armadillo5x0_nand_board_info);
  463. /* set NAND page size to 2k if not configured via boot mode pins */
  464. __raw_writel(__raw_readl(MXC_CCM_RCSR) | (1 << 30), MXC_CCM_RCSR);
  465. /* RTC */
  466. /* Get RTC IRQ and register the chip */
  467. if (gpio_request(ARMADILLO5X0_RTC_GPIO, "rtc") == 0) {
  468. if (gpio_direction_input(ARMADILLO5X0_RTC_GPIO) == 0)
  469. armadillo5x0_i2c_rtc.irq = gpio_to_irq(ARMADILLO5X0_RTC_GPIO);
  470. else
  471. gpio_free(ARMADILLO5X0_RTC_GPIO);
  472. }
  473. if (armadillo5x0_i2c_rtc.irq == 0)
  474. pr_warning("armadillo5x0_init: failed to get RTC IRQ\n");
  475. i2c_register_board_info(1, &armadillo5x0_i2c_rtc, 1);
  476. /* USB */
  477. usbotg_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
  478. ULPI_OTG_DRVVBUS_EXT);
  479. if (usbotg_pdata.otg)
  480. imx31_add_mxc_ehci_otg(&usbotg_pdata);
  481. usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
  482. ULPI_OTG_DRVVBUS_EXT);
  483. if (usbh2_pdata.otg)
  484. imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
  485. }
  486. static void __init armadillo5x0_timer_init(void)
  487. {
  488. mx31_clocks_init(26000000);
  489. }
  490. static struct sys_timer armadillo5x0_timer = {
  491. .init = armadillo5x0_timer_init,
  492. };
  493. MACHINE_START(ARMADILLO5X0, "Armadillo-500")
  494. /* Maintainer: Alberto Panizzo */
  495. .boot_params = MX3x_PHYS_OFFSET + 0x100,
  496. .map_io = mx31_map_io,
  497. .init_early = imx31_init_early,
  498. .init_irq = mx31_init_irq,
  499. .timer = &armadillo5x0_timer,
  500. .init_machine = armadillo5x0_init,
  501. MACHINE_END