mpp.c 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /*
  2. * arch/arm/mach-mv78x00/mpp.c
  3. *
  4. * MPP functions for Marvell MV78x00 SoCs
  5. *
  6. * This file is licensed under the terms of the GNU General Public
  7. * License version 2. This program is licensed "as is" without any
  8. * warranty of any kind, whether express or implied.
  9. */
  10. #include <linux/kernel.h>
  11. #include <linux/init.h>
  12. #include <linux/mbus.h>
  13. #include <linux/io.h>
  14. #include <asm/gpio.h>
  15. #include <mach/hardware.h>
  16. #include "common.h"
  17. #include "mpp.h"
  18. static unsigned int __init mv78xx0_variant(void)
  19. {
  20. u32 dev, rev;
  21. mv78xx0_pcie_id(&dev, &rev);
  22. if (dev == MV78100_DEV_ID && rev >= MV78100_REV_A0)
  23. return MPP_78100_A0_MASK;
  24. printk(KERN_ERR "MPP setup: unknown mv78x00 variant "
  25. "(dev %#x rev %#x)\n", dev, rev);
  26. return 0;
  27. }
  28. #define MPP_CTRL(i) (DEV_BUS_VIRT_BASE + (i) * 4)
  29. #define MPP_NR_REGS (1 + MPP_MAX/8)
  30. void __init mv78xx0_mpp_conf(unsigned int *mpp_list)
  31. {
  32. u32 mpp_ctrl[MPP_NR_REGS];
  33. unsigned int variant_mask;
  34. int i;
  35. variant_mask = mv78xx0_variant();
  36. if (!variant_mask)
  37. return;
  38. printk(KERN_DEBUG "initial MPP regs:");
  39. for (i = 0; i < MPP_NR_REGS; i++) {
  40. mpp_ctrl[i] = readl(MPP_CTRL(i));
  41. printk(" %08x", mpp_ctrl[i]);
  42. }
  43. printk("\n");
  44. for ( ; *mpp_list; mpp_list++) {
  45. unsigned int num = MPP_NUM(*mpp_list);
  46. unsigned int sel = MPP_SEL(*mpp_list);
  47. int shift, gpio_mode;
  48. if (num > MPP_MAX) {
  49. printk(KERN_ERR "mv78xx0_mpp_conf: invalid MPP "
  50. "number (%u)\n", num);
  51. continue;
  52. }
  53. if (!(*mpp_list & variant_mask)) {
  54. printk(KERN_WARNING
  55. "mv78xx0_mpp_conf: requested MPP%u config "
  56. "unavailable on this hardware\n", num);
  57. continue;
  58. }
  59. shift = (num & 7) << 2;
  60. mpp_ctrl[num / 8] &= ~(0xf << shift);
  61. mpp_ctrl[num / 8] |= sel << shift;
  62. gpio_mode = 0;
  63. if (*mpp_list & MPP_INPUT_MASK)
  64. gpio_mode |= GPIO_INPUT_OK;
  65. if (*mpp_list & MPP_OUTPUT_MASK)
  66. gpio_mode |= GPIO_OUTPUT_OK;
  67. if (sel != 0)
  68. gpio_mode = 0;
  69. orion_gpio_set_valid(num, gpio_mode);
  70. }
  71. printk(KERN_DEBUG " final MPP regs:");
  72. for (i = 0; i < MPP_NR_REGS; i++) {
  73. writel(mpp_ctrl[i], MPP_CTRL(i));
  74. printk(" %08x", mpp_ctrl[i]);
  75. }
  76. printk("\n");
  77. }