board-msm8x60.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. /* Copyright (c) 2010, Code Aurora Forum. All rights reserved.
  2. *
  3. * This program is free software; you can redistribute it and/or modify
  4. * it under the terms of the GNU General Public License version 2 and
  5. * only version 2 as published by the Free Software Foundation.
  6. *
  7. * This program is distributed in the hope that it will be useful,
  8. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  9. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  10. * GNU General Public License for more details.
  11. *
  12. * You should have received a copy of the GNU General Public License
  13. * along with this program; if not, write to the Free Software
  14. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
  15. * 02110-1301, USA.
  16. *
  17. */
  18. #include <linux/kernel.h>
  19. #include <linux/platform_device.h>
  20. #include <linux/io.h>
  21. #include <linux/irq.h>
  22. #include <asm/mach-types.h>
  23. #include <asm/mach/arch.h>
  24. #include <asm/hardware/gic.h>
  25. #include <mach/board.h>
  26. #include <mach/msm_iomap.h>
  27. static void __init msm8x60_map_io(void)
  28. {
  29. msm_map_msm8x60_io();
  30. }
  31. static void __init msm8x60_init_irq(void)
  32. {
  33. unsigned int i;
  34. gic_init(0, GIC_PPI_START, MSM_QGIC_DIST_BASE,
  35. (void *)MSM_QGIC_CPU_BASE);
  36. /* Edge trigger PPIs except AVS_SVICINT and AVS_SVICINTSWDONE */
  37. writel(0xFFFFD7FF, MSM_QGIC_DIST_BASE + GIC_DIST_CONFIG + 4);
  38. /* RUMI does not adhere to GIC spec by enabling STIs by default.
  39. * Enable/clear is supposed to be RO for STIs, but is RW on RUMI.
  40. */
  41. if (!machine_is_msm8x60_sim())
  42. writel(0x0000FFFF, MSM_QGIC_DIST_BASE + GIC_DIST_ENABLE_SET);
  43. /* FIXME: Not installing AVS_SVICINT and AVS_SVICINTSWDONE yet
  44. * as they are configured as level, which does not play nice with
  45. * handle_percpu_irq.
  46. */
  47. for (i = GIC_PPI_START; i < GIC_SPI_START; i++) {
  48. if (i != AVS_SVICINT && i != AVS_SVICINTSWDONE)
  49. irq_set_handler(i, handle_percpu_irq);
  50. }
  51. }
  52. static void __init msm8x60_init(void)
  53. {
  54. }
  55. MACHINE_START(MSM8X60_RUMI3, "QCT MSM8X60 RUMI3")
  56. .map_io = msm8x60_map_io,
  57. .init_irq = msm8x60_init_irq,
  58. .init_machine = msm8x60_init,
  59. .timer = &msm_timer,
  60. MACHINE_END
  61. MACHINE_START(MSM8X60_SURF, "QCT MSM8X60 SURF")
  62. .map_io = msm8x60_map_io,
  63. .init_irq = msm8x60_init_irq,
  64. .init_machine = msm8x60_init,
  65. .timer = &msm_timer,
  66. MACHINE_END
  67. MACHINE_START(MSM8X60_SIM, "QCT MSM8X60 SIMULATOR")
  68. .map_io = msm8x60_map_io,
  69. .init_irq = msm8x60_init_irq,
  70. .init_machine = msm8x60_init,
  71. .timer = &msm_timer,
  72. MACHINE_END
  73. MACHINE_START(MSM8X60_FFA, "QCT MSM8X60 FFA")
  74. .map_io = msm8x60_map_io,
  75. .init_irq = msm8x60_init_irq,
  76. .init_machine = msm8x60_init,
  77. .timer = &msm_timer,
  78. MACHINE_END