Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 34c8e3d2bb
Branches Tags
linux-vybrid_pu...
/
arch
/
arm
/
mach-exynos4
/
include
/
mach
/
regs-pmu.h

regs-pmu.h 6.8 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162 
  1. /* linux/arch/arm/mach-exynos4/include/mach/regs-pmu.h
    2. 

  2.  *
    3. 

  3.  * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
    4. 

  4.  *		http://www.samsung.com
    5. 

  5.  *
    6. 

  6.  * EXYNOS4 - Power management unit definition
    7. 

  7.  *
    8. 

  8.  * This program is free software; you can redistribute it and/or modify
    9. 

  9.  * it under the terms of the GNU General Public License version 2 as
    10. 

  10.  * published by the Free Software Foundation.
    11. 

  11. */
    12. 

  12. 

  13. #ifndef __ASM_ARCH_REGS_PMU_H
    14. 

  14. #define __ASM_ARCH_REGS_PMU_H __FILE__
    15. 

  15. 

  16. #include <mach/map.h>
    17. 

  17. 

  18. #define S5P_PMUREG(x)				(S5P_VA_PMU + (x))
    19. 

  19. 

  20. #define S5P_CENTRAL_SEQ_CONFIGURATION		S5P_PMUREG(0x0200)
    21. 

  21. 

  22. #define S5P_CENTRAL_LOWPWR_CFG			(1 << 16)
    23. 

  23. 

  24. #define S5P_CENTRAL_SEQ_OPTION			S5P_PMUREG(0x0208)
    25. 

  25. 

  26. #define S5P_USE_STANDBY_WFI0			(1 << 16)
    27. 

  27. #define S5P_USE_STANDBY_WFI1			(1 << 17)
    28. 

  28. #define S5P_USE_STANDBY_WFE0			(1 << 24)
    29. 

  29. #define S5P_USE_STANDBY_WFE1			(1 << 25)
    30. 

  30. #define S5P_USE_MASK				((0x3 << 16) | (0x3 << 24))
    31. 

  31. 

  32. #define S5P_WAKEUP_STAT				S5P_PMUREG(0x0600)
    33. 

  33. #define S5P_EINT_WAKEUP_MASK			S5P_PMUREG(0x0604)
    34. 

  34. #define S5P_WAKEUP_MASK				S5P_PMUREG(0x0608)
    35. 

  35. 

  36. #define S5P_MIPI_DPHY_CONTROL(n)		S5P_PMUREG(0x0710 + (n) * 4)
    37. 

  37. #define S5P_MIPI_DPHY_ENABLE			(1 << 0)
    38. 

  38. #define S5P_MIPI_DPHY_SRESETN			(1 << 1)
    39. 

  39. #define S5P_MIPI_DPHY_MRESETN			(1 << 2)
    40. 

  40. 

  41. #define S5P_PMU_SATA_PHY_CONTROL		S5P_PMUREG(0x0720)
    42. 

  42. #define S5P_INFORM0				S5P_PMUREG(0x0800)
    43. 

  43. #define S5P_INFORM1				S5P_PMUREG(0x0804)
    44. 

  44. #define S5P_INFORM2				S5P_PMUREG(0x0808)
    45. 

  45. #define S5P_INFORM3				S5P_PMUREG(0x080C)
    46. 

  46. #define S5P_INFORM4				S5P_PMUREG(0x0810)
    47. 

  47. #define S5P_INFORM5				S5P_PMUREG(0x0814)
    48. 

  48. #define S5P_INFORM6				S5P_PMUREG(0x0818)
    49. 

  49. #define S5P_INFORM7				S5P_PMUREG(0x081C)
    50. 

  50. 

  51. #define S5P_ARM_CORE0_LOWPWR			S5P_PMUREG(0x1000)
    52. 

  52. #define S5P_DIS_IRQ_CORE0			S5P_PMUREG(0x1004)
    53. 

  53. #define S5P_DIS_IRQ_CENTRAL0			S5P_PMUREG(0x1008)
    54. 

  54. #define S5P_ARM_CORE1_LOWPWR			S5P_PMUREG(0x1010)
    55. 

  55. #define S5P_DIS_IRQ_CORE1			S5P_PMUREG(0x1014)
    56. 

  56. #define S5P_DIS_IRQ_CENTRAL1			S5P_PMUREG(0x1018)
    57. 

  57. #define S5P_ARM_COMMON_LOWPWR			S5P_PMUREG(0x1080)
    58. 

  58. #define S5P_L2_0_LOWPWR				S5P_PMUREG(0x10C0)
    59. 

  59. #define S5P_L2_1_LOWPWR				S5P_PMUREG(0x10C4)
    60. 

  60. #define S5P_CMU_ACLKSTOP_LOWPWR			S5P_PMUREG(0x1100)
    61. 

  61. #define S5P_CMU_SCLKSTOP_LOWPWR			S5P_PMUREG(0x1104)
    62. 

  62. #define S5P_CMU_RESET_LOWPWR			S5P_PMUREG(0x110C)
    63. 

  63. #define S5P_APLL_SYSCLK_LOWPWR			S5P_PMUREG(0x1120)
    64. 

  64. #define S5P_MPLL_SYSCLK_LOWPWR			S5P_PMUREG(0x1124)
    65. 

  65. #define S5P_VPLL_SYSCLK_LOWPWR			S5P_PMUREG(0x1128)
    66. 

  66. #define S5P_EPLL_SYSCLK_LOWPWR			S5P_PMUREG(0x112C)
    67. 

  67. #define S5P_CMU_CLKSTOP_GPS_ALIVE_LOWPWR	S5P_PMUREG(0x1138)
    68. 

  68. #define S5P_CMU_RESET_GPSALIVE_LOWPWR		S5P_PMUREG(0x113C)
    69. 

  69. #define S5P_CMU_CLKSTOP_CAM_LOWPWR		S5P_PMUREG(0x1140)
    70. 

  70. #define S5P_CMU_CLKSTOP_TV_LOWPWR		S5P_PMUREG(0x1144)
    71. 

  71. #define S5P_CMU_CLKSTOP_MFC_LOWPWR		S5P_PMUREG(0x1148)
    72. 

  72. #define S5P_CMU_CLKSTOP_G3D_LOWPWR		S5P_PMUREG(0x114C)
    73. 

  73. #define S5P_CMU_CLKSTOP_LCD0_LOWPWR		S5P_PMUREG(0x1150)
    74. 

  74. #define S5P_CMU_CLKSTOP_LCD1_LOWPWR		S5P_PMUREG(0x1154)
    75. 

  75. #define S5P_CMU_CLKSTOP_MAUDIO_LOWPWR		S5P_PMUREG(0x1158)
    76. 

  76. #define S5P_CMU_CLKSTOP_GPS_LOWPWR		S5P_PMUREG(0x115C)
    77. 

  77. #define S5P_CMU_RESET_CAM_LOWPWR		S5P_PMUREG(0x1160)
    78. 

  78. #define S5P_CMU_RESET_TV_LOWPWR			S5P_PMUREG(0x1164)
    79. 

  79. #define S5P_CMU_RESET_MFC_LOWPWR		S5P_PMUREG(0x1168)
    80. 

  80. #define S5P_CMU_RESET_G3D_LOWPWR		S5P_PMUREG(0x116C)
    81. 

  81. #define S5P_CMU_RESET_LCD0_LOWPWR		S5P_PMUREG(0x1170)
    82. 

  82. #define S5P_CMU_RESET_LCD1_LOWPWR		S5P_PMUREG(0x1174)
    83. 

  83. #define S5P_CMU_RESET_MAUDIO_LOWPWR		S5P_PMUREG(0x1178)
    84. 

  84. #define S5P_CMU_RESET_GPS_LOWPWR		S5P_PMUREG(0x117C)
    85. 

  85. #define S5P_TOP_BUS_LOWPWR			S5P_PMUREG(0x1180)
    86. 

  86. #define S5P_TOP_RETENTION_LOWPWR		S5P_PMUREG(0x1184)
    87. 

  87. #define S5P_TOP_PWR_LOWPWR			S5P_PMUREG(0x1188)
    88. 

  88. #define S5P_LOGIC_RESET_LOWPWR			S5P_PMUREG(0x11A0)
    89. 

  89. #define S5P_ONENAND_MEM_LOWPWR			S5P_PMUREG(0x11C0)
    90. 

  90. #define S5P_MODIMIF_MEM_LOWPWR			S5P_PMUREG(0x11C4)
    91. 

  91. #define S5P_G2D_ACP_MEM_LOWPWR			S5P_PMUREG(0x11C8)
    92. 

  92. #define S5P_USBOTG_MEM_LOWPWR			S5P_PMUREG(0x11CC)
    93. 

  93. #define S5P_HSMMC_MEM_LOWPWR			S5P_PMUREG(0x11D0)
    94. 

  94. #define S5P_CSSYS_MEM_LOWPWR			S5P_PMUREG(0x11D4)
    95. 

  95. #define S5P_SECSS_MEM_LOWPWR			S5P_PMUREG(0x11D8)
    96. 

  96. #define S5P_PCIE_MEM_LOWPWR			S5P_PMUREG(0x11E0)
    97. 

  97. #define S5P_SATA_MEM_LOWPWR			S5P_PMUREG(0x11E4)
    98. 

  98. #define S5P_PAD_RETENTION_DRAM_LOWPWR		S5P_PMUREG(0x1200)
    99. 

  99. #define S5P_PAD_RETENTION_MAUDIO_LOWPWR		S5P_PMUREG(0x1204)
    100. 

  100. #define S5P_PAD_RETENTION_GPIO_LOWPWR		S5P_PMUREG(0x1220)
    101. 

  101. #define S5P_PAD_RETENTION_UART_LOWPWR		S5P_PMUREG(0x1224)
    102. 

  102. #define S5P_PAD_RETENTION_MMCA_LOWPWR		S5P_PMUREG(0x1228)
    103. 

  103. #define S5P_PAD_RETENTION_MMCB_LOWPWR		S5P_PMUREG(0x122C)
    104. 

  104. #define S5P_PAD_RETENTION_EBIA_LOWPWR		S5P_PMUREG(0x1230)
    105. 

  105. #define S5P_PAD_RETENTION_EBIB_LOWPWR		S5P_PMUREG(0x1234)
    106. 

  106. #define S5P_PAD_RETENTION_ISOLATION_LOWPWR	S5P_PMUREG(0x1240)
    107. 

  107. #define S5P_PAD_RETENTION_ALV_SEL_LOWPWR	S5P_PMUREG(0x1260)
    108. 

  108. #define S5P_XUSBXTI_LOWPWR			S5P_PMUREG(0x1280)
    109. 

  109. #define S5P_XXTI_LOWPWR				S5P_PMUREG(0x1284)
    110. 

  110. #define S5P_EXT_REGULATOR_LOWPWR		S5P_PMUREG(0x12C0)
    111. 

  111. #define S5P_GPIO_MODE_LOWPWR			S5P_PMUREG(0x1300)
    112. 

  112. #define S5P_GPIO_MODE_MAUDIO_LOWPWR		S5P_PMUREG(0x1340)
    113. 

  113. #define S5P_CAM_LOWPWR				S5P_PMUREG(0x1380)
    114. 

  114. #define S5P_TV_LOWPWR				S5P_PMUREG(0x1384)
    115. 

  115. #define S5P_MFC_LOWPWR				S5P_PMUREG(0x1388)
    116. 

  116. #define S5P_G3D_LOWPWR				S5P_PMUREG(0x138C)
    117. 

  117. #define S5P_LCD0_LOWPWR				S5P_PMUREG(0x1390)
    118. 

  118. #define S5P_LCD1_LOWPWR				S5P_PMUREG(0x1394)
    119. 

  119. #define S5P_MAUDIO_LOWPWR			S5P_PMUREG(0x1398)
    120. 

  120. #define S5P_GPS_LOWPWR				S5P_PMUREG(0x139C)
    121. 

  121. #define S5P_GPS_ALIVE_LOWPWR			S5P_PMUREG(0x13A0)
    122. 

  122. 

  123. #define S5P_ARM_CORE0_CONFIGURATION		S5P_PMUREG(0x2000)
    124. 

  124. #define S5P_ARM_CORE0_OPTION			S5P_PMUREG(0x2008)
    125. 

  125. #define S5P_ARM_CORE1_CONFIGURATION		S5P_PMUREG(0x2080)
    126. 

  126. #define S5P_ARM_CORE1_STATUS			S5P_PMUREG(0x2084)
    127. 

  127. #define S5P_ARM_CORE1_OPTION			S5P_PMUREG(0x2088)
    128. 

  128. 

  129. #define S5P_ARM_COMMON_OPTION			S5P_PMUREG(0x2408)
    130. 

  130. #define S5P_TOP_PWR_OPTION			S5P_PMUREG(0x2C48)
    131. 

  131. #define S5P_CAM_OPTION				S5P_PMUREG(0x3C08)
    132. 

  132. #define S5P_TV_OPTION				S5P_PMUREG(0x3C28)
    133. 

  133. #define S5P_MFC_OPTION				S5P_PMUREG(0x3C48)
    134. 

  134. #define S5P_G3D_OPTION				S5P_PMUREG(0x3C68)
    135. 

  135. #define S5P_LCD0_OPTION				S5P_PMUREG(0x3C88)
    136. 

  136. #define S5P_LCD1_OPTION				S5P_PMUREG(0x3CA8)
    137. 

  137. #define S5P_MAUDIO_OPTION			S5P_PMUREG(0x3CC8)
    138. 

  138. #define S5P_GPS_OPTION				S5P_PMUREG(0x3CE8)
    139. 

  139. #define S5P_GPS_ALIVE_OPTION			S5P_PMUREG(0x3D08)
    140. 

  140. 

  141. #define S5P_PAD_RET_MAUDIO_OPTION		S5P_PMUREG(0x3028)
    142. 

  142. #define S5P_PAD_RET_GPIO_OPTION			S5P_PMUREG(0x3108)
    143. 

  143. #define S5P_PAD_RET_UART_OPTION			S5P_PMUREG(0x3128)
    144. 

  144. #define S5P_PAD_RET_MMCA_OPTION			S5P_PMUREG(0x3148)
    145. 

  145. #define S5P_PAD_RET_MMCB_OPTION			S5P_PMUREG(0x3168)
    146. 

  146. #define S5P_PAD_RET_EBIA_OPTION			S5P_PMUREG(0x3188)
    147. 

  147. #define S5P_PAD_RET_EBIB_OPTION			S5P_PMUREG(0x31A8)
    148. 

  148. 

  149. #define S5P_PMU_CAM_CONF			S5P_PMUREG(0x3C00)
    150. 

  150. #define S5P_PMU_TV_CONF				S5P_PMUREG(0x3C20)
    151. 

  151. #define S5P_PMU_MFC_CONF			S5P_PMUREG(0x3C40)
    152. 

  152. #define S5P_PMU_G3D_CONF			S5P_PMUREG(0x3C60)
    153. 

  153. #define S5P_PMU_LCD0_CONF			S5P_PMUREG(0x3C80)
    154. 

  154. #define S5P_PMU_LCD1_CONF			S5P_PMUREG(0x3CA0)
    155. 

  155. #define S5P_PMU_GPS_CONF			S5P_PMUREG(0x3CE0)
    156. 

  156. 

  157. #define S5P_PMU_SATA_PHY_CONTROL_EN		0x1
    158. 

  158. #define S5P_INT_LOCAL_PWR_EN			0x7
    159. 

  159. 

  160. #define S5P_CHECK_SLEEP				0x00000BAD
    161. 

  161. 

  162. #endif /* __ASM_ARCH_REGS_PMU_H */
    163.