首页 发现 帮助
注册 登录
phyus
/
linux-vybrid_public
8
0
派生 0
文件 工单管理 0 合并请求 0 Wiki
目录树: 34c8e3d2bb
分支列表 标签列表
linux-vybrid_pu...
/
arch
/
arm
/
mach-exynos4
/
include
/
mach
/
regs-clock.h

regs-clock.h 7.3 KB
文件历史 原始文件

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180 
  1. /* linux/arch/arm/mach-exynos4/include/mach/regs-clock.h
    2. 

  2.  *
    3. 

  3.  * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
    4. 

  4.  *		http://www.samsung.com
    5. 

  5.  *
    6. 

  6.  * EXYNOS4 - Clock register definitions
    7. 

  7.  *
    8. 

  8.  * This program is free software; you can redistribute it and/or modify
    9. 

  9.  * it under the terms of the GNU General Public License version 2 as
    10. 

  10.  * published by the Free Software Foundation.
    11. 

  11. */
    12. 

  12. 

  13. #ifndef __ASM_ARCH_REGS_CLOCK_H
    14. 

  14. #define __ASM_ARCH_REGS_CLOCK_H __FILE__
    15. 

  15. 

  16. #include <mach/map.h>
    17. 

  17. 

  18. #define S5P_CLKREG(x)			(S5P_VA_CMU + (x))
    19. 

  19. 

  20. #define S5P_CLKDIV_LEFTBUS		S5P_CLKREG(0x04500)
    21. 

  21. #define S5P_CLKDIV_STAT_LEFTBUS		S5P_CLKREG(0x04600)
    22. 

  22. #define S5P_CLKGATE_IP_LEFTBUS		S5P_CLKREG(0x04800)
    23. 

  23. 

  24. #define S5P_CLKDIV_RIGHTBUS		S5P_CLKREG(0x08500)
    25. 

  25. #define S5P_CLKDIV_STAT_RIGHTBUS	S5P_CLKREG(0x08600)
    26. 

  26. #define S5P_CLKGATE_IP_RIGHTBUS		S5P_CLKREG(0x08800)
    27. 

  27. 

  28. #define S5P_EPLL_CON0			S5P_CLKREG(0x0C110)
    29. 

  29. #define S5P_EPLL_CON1			S5P_CLKREG(0x0C114)
    30. 

  30. #define S5P_VPLL_CON0			S5P_CLKREG(0x0C120)
    31. 

  31. #define S5P_VPLL_CON1			S5P_CLKREG(0x0C124)
    32. 

  32. 

  33. #define S5P_CLKSRC_TOP0			S5P_CLKREG(0x0C210)
    34. 

  34. #define S5P_CLKSRC_TOP1			S5P_CLKREG(0x0C214)
    35. 

  35. #define S5P_CLKSRC_CAM			S5P_CLKREG(0x0C220)
    36. 

  36. #define S5P_CLKSRC_MFC			S5P_CLKREG(0x0C228)
    37. 

  37. #define S5P_CLKSRC_IMAGE		S5P_CLKREG(0x0C230)
    38. 

  38. #define S5P_CLKSRC_LCD0			S5P_CLKREG(0x0C234)
    39. 

  39. #define S5P_CLKSRC_LCD1			S5P_CLKREG(0x0C238)
    40. 

  40. #define S5P_CLKSRC_MAUDIO		S5P_CLKREG(0x0C23C)
    41. 

  41. #define S5P_CLKSRC_FSYS			S5P_CLKREG(0x0C240)
    42. 

  42. #define S5P_CLKSRC_PERIL0		S5P_CLKREG(0x0C250)
    43. 

  43. #define S5P_CLKSRC_PERIL1		S5P_CLKREG(0x0C254)
    44. 

  44. 

  45. #define S5P_CLKDIV_TOP			S5P_CLKREG(0x0C510)
    46. 

  46. #define S5P_CLKDIV_CAM			S5P_CLKREG(0x0C520)
    47. 

  47. #define S5P_CLKDIV_TV			S5P_CLKREG(0x0C524)
    48. 

  48. #define S5P_CLKDIV_MFC			S5P_CLKREG(0x0C528)
    49. 

  49. #define S5P_CLKDIV_G3D			S5P_CLKREG(0x0C52C)
    50. 

  50. #define S5P_CLKDIV_IMAGE		S5P_CLKREG(0x0C530)
    51. 

  51. #define S5P_CLKDIV_LCD0			S5P_CLKREG(0x0C534)
    52. 

  52. #define S5P_CLKDIV_LCD1			S5P_CLKREG(0x0C538)
    53. 

  53. #define S5P_CLKDIV_MAUDIO		S5P_CLKREG(0x0C53C)
    54. 

  54. #define S5P_CLKDIV_FSYS0		S5P_CLKREG(0x0C540)
    55. 

  55. #define S5P_CLKDIV_FSYS1		S5P_CLKREG(0x0C544)
    56. 

  56. #define S5P_CLKDIV_FSYS2		S5P_CLKREG(0x0C548)
    57. 

  57. #define S5P_CLKDIV_FSYS3		S5P_CLKREG(0x0C54C)
    58. 

  58. #define S5P_CLKDIV_PERIL0		S5P_CLKREG(0x0C550)
    59. 

  59. #define S5P_CLKDIV_PERIL1		S5P_CLKREG(0x0C554)
    60. 

  60. #define S5P_CLKDIV_PERIL2		S5P_CLKREG(0x0C558)
    61. 

  61. #define S5P_CLKDIV_PERIL3		S5P_CLKREG(0x0C55C)
    62. 

  62. #define S5P_CLKDIV_PERIL4		S5P_CLKREG(0x0C560)
    63. 

  63. #define S5P_CLKDIV_PERIL5		S5P_CLKREG(0x0C564)
    64. 

  64. 

  65. #define S5P_CLKSRC_MASK_TOP		S5P_CLKREG(0x0C310)
    66. 

  66. #define S5P_CLKSRC_MASK_CAM		S5P_CLKREG(0x0C320)
    67. 

  67. #define S5P_CLKSRC_MASK_TV		S5P_CLKREG(0x0C324)
    68. 

  68. #define S5P_CLKSRC_MASK_LCD0		S5P_CLKREG(0x0C334)
    69. 

  69. #define S5P_CLKSRC_MASK_LCD1		S5P_CLKREG(0x0C338)
    70. 

  70. #define S5P_CLKSRC_MASK_MAUDIO		S5P_CLKREG(0x0C33C)
    71. 

  71. #define S5P_CLKSRC_MASK_FSYS		S5P_CLKREG(0x0C340)
    72. 

  72. #define S5P_CLKSRC_MASK_PERIL0		S5P_CLKREG(0x0C350)
    73. 

  73. #define S5P_CLKSRC_MASK_PERIL1		S5P_CLKREG(0x0C354)
    74. 

  74. 

  75. #define S5P_CLKDIV_STAT_TOP		S5P_CLKREG(0x0C610)
    76. 

  76. 

  77. #define S5P_CLKGATE_SCLKCAM		S5P_CLKREG(0x0C820)
    78. 

  78. #define S5P_CLKGATE_IP_CAM		S5P_CLKREG(0x0C920)
    79. 

  79. #define S5P_CLKGATE_IP_TV		S5P_CLKREG(0x0C924)
    80. 

  80. #define S5P_CLKGATE_IP_MFC		S5P_CLKREG(0x0C928)
    81. 

  81. #define S5P_CLKGATE_IP_G3D		S5P_CLKREG(0x0C92C)
    82. 

  82. #define S5P_CLKGATE_IP_IMAGE		S5P_CLKREG(0x0C930)
    83. 

  83. #define S5P_CLKGATE_IP_LCD0		S5P_CLKREG(0x0C934)
    84. 

  84. #define S5P_CLKGATE_IP_LCD1		S5P_CLKREG(0x0C938)
    85. 

  85. #define S5P_CLKGATE_IP_FSYS		S5P_CLKREG(0x0C940)
    86. 

  86. #define S5P_CLKGATE_IP_GPS		S5P_CLKREG(0x0C94C)
    87. 

  87. #define S5P_CLKGATE_IP_PERIL		S5P_CLKREG(0x0C950)
    88. 

  88. #define S5P_CLKGATE_IP_PERIR		S5P_CLKREG(0x0C960)
    89. 

  89. #define S5P_CLKGATE_BLOCK		S5P_CLKREG(0x0C970)
    90. 

  90. 

  91. #define S5P_CLKSRC_MASK_DMC		S5P_CLKREG(0x10300)
    92. 

  92. #define S5P_CLKSRC_DMC			S5P_CLKREG(0x10200)
    93. 

  93. #define S5P_CLKDIV_DMC0			S5P_CLKREG(0x10500)
    94. 

  94. #define S5P_CLKDIV_DMC1			S5P_CLKREG(0x10504)
    95. 

  95. #define S5P_CLKDIV_STAT_DMC0		S5P_CLKREG(0x10600)
    96. 

  96. #define S5P_CLKGATE_IP_DMC		S5P_CLKREG(0x10900)
    97. 

  97. 

  98. #define S5P_APLL_LOCK			S5P_CLKREG(0x14000)
    99. 

  99. #define S5P_MPLL_LOCK			S5P_CLKREG(0x14004)
    100. 

  100. #define S5P_APLL_CON0			S5P_CLKREG(0x14100)
    101. 

  101. #define S5P_APLL_CON1			S5P_CLKREG(0x14104)
    102. 

  102. #define S5P_MPLL_CON0			S5P_CLKREG(0x14108)
    103. 

  103. #define S5P_MPLL_CON1			S5P_CLKREG(0x1410C)
    104. 

  104. 

  105. #define S5P_CLKSRC_CPU			S5P_CLKREG(0x14200)
    106. 

  106. #define S5P_CLKMUX_STATCPU		S5P_CLKREG(0x14400)
    107. 

  107. 

  108. #define S5P_CLKDIV_CPU			S5P_CLKREG(0x14500)
    109. 

  109. #define S5P_CLKDIV_CPU1			S5P_CLKREG(0x14504)
    110. 

  110. #define S5P_CLKDIV_STATCPU		S5P_CLKREG(0x14600)
    111. 

  111. #define S5P_CLKDIV_STATCPU1		S5P_CLKREG(0x14604)
    112. 

  112. 

  113. #define S5P_CLKGATE_SCLKCPU		S5P_CLKREG(0x14800)
    114. 

  114. #define S5P_CLKGATE_IP_CPU		S5P_CLKREG(0x14900)
    115. 

  115. 

  116. #define S5P_APLL_LOCKTIME		(0x1C20)	/* 300us */
    117. 

  117. 

  118. #define S5P_APLLCON0_ENABLE_SHIFT	(31)
    119. 

  119. #define S5P_APLLCON0_LOCKED_SHIFT	(29)
    120. 

  120. #define S5P_APLL_VAL_1000		((250 << 16) | (6 << 8) | 1)
    121. 

  121. #define S5P_APLL_VAL_800		((200 << 16) | (6 << 8) | 1)
    122. 

  122. 

  123. #define S5P_CLKSRC_CPU_MUXCORE_SHIFT	(16)
    124. 

  124. #define S5P_CLKMUX_STATCPU_MUXCORE_MASK	(0x7 << S5P_CLKSRC_CPU_MUXCORE_SHIFT)
    125. 

  125. 

  126. #define S5P_CLKDIV_CPU0_CORE_SHIFT	(0)
    127. 

  127. #define S5P_CLKDIV_CPU0_CORE_MASK	(0x7 << S5P_CLKDIV_CPU0_CORE_SHIFT)
    128. 

  128. #define S5P_CLKDIV_CPU0_COREM0_SHIFT	(4)
    129. 

  129. #define S5P_CLKDIV_CPU0_COREM0_MASK	(0x7 << S5P_CLKDIV_CPU0_COREM0_SHIFT)
    130. 

  130. #define S5P_CLKDIV_CPU0_COREM1_SHIFT	(8)
    131. 

  131. #define S5P_CLKDIV_CPU0_COREM1_MASK	(0x7 << S5P_CLKDIV_CPU0_COREM1_SHIFT)
    132. 

  132. #define S5P_CLKDIV_CPU0_PERIPH_SHIFT	(12)
    133. 

  133. #define S5P_CLKDIV_CPU0_PERIPH_MASK	(0x7 << S5P_CLKDIV_CPU0_PERIPH_SHIFT)
    134. 

  134. #define S5P_CLKDIV_CPU0_ATB_SHIFT	(16)
    135. 

  135. #define S5P_CLKDIV_CPU0_ATB_MASK	(0x7 << S5P_CLKDIV_CPU0_ATB_SHIFT)
    136. 

  136. #define S5P_CLKDIV_CPU0_PCLKDBG_SHIFT	(20)
    137. 

  137. #define S5P_CLKDIV_CPU0_PCLKDBG_MASK	(0x7 << S5P_CLKDIV_CPU0_PCLKDBG_SHIFT)
    138. 

  138. #define S5P_CLKDIV_CPU0_APLL_SHIFT	(24)
    139. 

  139. #define S5P_CLKDIV_CPU0_APLL_MASK	(0x7 << S5P_CLKDIV_CPU0_APLL_SHIFT)
    140. 

  140. 

  141. #define S5P_CLKDIV_DMC0_ACP_SHIFT	(0)
    142. 

  142. #define S5P_CLKDIV_DMC0_ACP_MASK	(0x7 << S5P_CLKDIV_DMC0_ACP_SHIFT)
    143. 

  143. #define S5P_CLKDIV_DMC0_ACPPCLK_SHIFT	(4)
    144. 

  144. #define S5P_CLKDIV_DMC0_ACPPCLK_MASK	(0x7 << S5P_CLKDIV_DMC0_ACPPCLK_SHIFT)
    145. 

  145. #define S5P_CLKDIV_DMC0_DPHY_SHIFT	(8)
    146. 

  146. #define S5P_CLKDIV_DMC0_DPHY_MASK	(0x7 << S5P_CLKDIV_DMC0_DPHY_SHIFT)
    147. 

  147. #define S5P_CLKDIV_DMC0_DMC_SHIFT	(12)
    148. 

  148. #define S5P_CLKDIV_DMC0_DMC_MASK	(0x7 << S5P_CLKDIV_DMC0_DMC_SHIFT)
    149. 

  149. #define S5P_CLKDIV_DMC0_DMCD_SHIFT	(16)
    150. 

  150. #define S5P_CLKDIV_DMC0_DMCD_MASK	(0x7 << S5P_CLKDIV_DMC0_DMCD_SHIFT)
    151. 

  151. #define S5P_CLKDIV_DMC0_DMCP_SHIFT	(20)
    152. 

  152. #define S5P_CLKDIV_DMC0_DMCP_MASK	(0x7 << S5P_CLKDIV_DMC0_DMCP_SHIFT)
    153. 

  153. #define S5P_CLKDIV_DMC0_COPY2_SHIFT	(24)
    154. 

  154. #define S5P_CLKDIV_DMC0_COPY2_MASK	(0x7 << S5P_CLKDIV_DMC0_COPY2_SHIFT)
    155. 

  155. #define S5P_CLKDIV_DMC0_CORETI_SHIFT	(28)
    156. 

  156. #define S5P_CLKDIV_DMC0_CORETI_MASK	(0x7 << S5P_CLKDIV_DMC0_CORETI_SHIFT)
    157. 

  157. 

  158. #define S5P_CLKDIV_TOP_ACLK200_SHIFT	(0)
    159. 

  159. #define S5P_CLKDIV_TOP_ACLK200_MASK	(0x7 << S5P_CLKDIV_TOP_ACLK200_SHIFT)
    160. 

  160. #define S5P_CLKDIV_TOP_ACLK100_SHIFT	(4)
    161. 

  161. #define S5P_CLKDIV_TOP_ACLK100_MASK	(0xf << S5P_CLKDIV_TOP_ACLK100_SHIFT)
    162. 

  162. #define S5P_CLKDIV_TOP_ACLK160_SHIFT	(8)
    163. 

  163. #define S5P_CLKDIV_TOP_ACLK160_MASK	(0x7 << S5P_CLKDIV_TOP_ACLK160_SHIFT)
    164. 

  164. #define S5P_CLKDIV_TOP_ACLK133_SHIFT	(12)
    165. 

  165. #define S5P_CLKDIV_TOP_ACLK133_MASK	(0x7 << S5P_CLKDIV_TOP_ACLK133_SHIFT)
    166. 

  166. #define S5P_CLKDIV_TOP_ONENAND_SHIFT	(16)
    167. 

  167. #define S5P_CLKDIV_TOP_ONENAND_MASK	(0x7 << S5P_CLKDIV_TOP_ONENAND_SHIFT)
    168. 

  168. 

  169. #define S5P_CLKDIV_BUS_GDLR_SHIFT	(0)
    170. 

  170. #define S5P_CLKDIV_BUS_GDLR_MASK	(0x7 << S5P_CLKDIV_BUS_GDLR_SHIFT)
    171. 

  171. #define S5P_CLKDIV_BUS_GPLR_SHIFT	(4)
    172. 

  172. #define S5P_CLKDIV_BUS_GPLR_MASK	(0x7 << S5P_CLKDIV_BUS_GPLR_SHIFT)
    173. 

  173. 

  174. /* Compatibility defines and inclusion */
    175. 

  175. 

  176. #include <mach/regs-pmu.h>
    177. 

  177. 

  178. #define S5P_EPLL_CON			S5P_EPLL_CON0
    179. 

  179. 

  180. #endif /* __ASM_ARCH_REGS_CLOCK_H */
    181.