fiq.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187
  1. /*
  2. * linux/arch/arm/kernel/fiq.c
  3. *
  4. * Copyright (C) 1998 Russell King
  5. * Copyright (C) 1998, 1999 Phil Blundell
  6. *
  7. * FIQ support written by Philip Blundell <philb@gnu.org>, 1998.
  8. *
  9. * FIQ support re-written by Russell King to be more generic
  10. *
  11. * We now properly support a method by which the FIQ handlers can
  12. * be stacked onto the vector. We still do not support sharing
  13. * the FIQ vector itself.
  14. *
  15. * Operation is as follows:
  16. * 1. Owner A claims FIQ:
  17. * - default_fiq relinquishes control.
  18. * 2. Owner A:
  19. * - inserts code.
  20. * - sets any registers,
  21. * - enables FIQ.
  22. * 3. Owner B claims FIQ:
  23. * - if owner A has a relinquish function.
  24. * - disable FIQs.
  25. * - saves any registers.
  26. * - returns zero.
  27. * 4. Owner B:
  28. * - inserts code.
  29. * - sets any registers,
  30. * - enables FIQ.
  31. * 5. Owner B releases FIQ:
  32. * - Owner A is asked to reacquire FIQ:
  33. * - inserts code.
  34. * - restores saved registers.
  35. * - enables FIQ.
  36. * 6. Goto 3
  37. */
  38. #include <linux/module.h>
  39. #include <linux/kernel.h>
  40. #include <linux/init.h>
  41. #include <linux/interrupt.h>
  42. #include <linux/seq_file.h>
  43. #include <asm/cacheflush.h>
  44. #include <asm/fiq.h>
  45. #include <asm/irq.h>
  46. #include <asm/system.h>
  47. #include <asm/traps.h>
  48. static unsigned long no_fiq_insn;
  49. /* Default reacquire function
  50. * - we always relinquish FIQ control
  51. * - we always reacquire FIQ control
  52. */
  53. static int fiq_def_op(void *ref, int relinquish)
  54. {
  55. if (!relinquish)
  56. set_fiq_handler(&no_fiq_insn, sizeof(no_fiq_insn));
  57. return 0;
  58. }
  59. static struct fiq_handler default_owner = {
  60. .name = "default",
  61. .fiq_op = fiq_def_op,
  62. };
  63. static struct fiq_handler *current_fiq = &default_owner;
  64. int show_fiq_list(struct seq_file *p, int prec)
  65. {
  66. if (current_fiq != &default_owner)
  67. seq_printf(p, "%*s: %s\n", prec, "FIQ",
  68. current_fiq->name);
  69. return 0;
  70. }
  71. void set_fiq_handler(void *start, unsigned int length)
  72. {
  73. #if defined(CONFIG_CPU_USE_DOMAINS)
  74. memcpy((void *)0xffff001c, start, length);
  75. #else
  76. memcpy(vectors_page + 0x1c, start, length);
  77. #endif
  78. flush_icache_range(0xffff001c, 0xffff001c + length);
  79. if (!vectors_high())
  80. flush_icache_range(0x1c, 0x1c + length);
  81. }
  82. /*
  83. * Taking an interrupt in FIQ mode is death, so both these functions
  84. * disable irqs for the duration. Note - these functions are almost
  85. * entirely coded in assembly.
  86. */
  87. void __naked set_fiq_regs(struct pt_regs *regs)
  88. {
  89. register unsigned long tmp;
  90. asm volatile (
  91. "mov ip, sp\n\
  92. stmfd sp!, {fp, ip, lr, pc}\n\
  93. sub fp, ip, #4\n\
  94. mrs %0, cpsr\n\
  95. msr cpsr_c, %2 @ select FIQ mode\n\
  96. mov r0, r0\n\
  97. ldmia %1, {r8 - r14}\n\
  98. msr cpsr_c, %0 @ return to SVC mode\n\
  99. mov r0, r0\n\
  100. ldmfd sp, {fp, sp, pc}"
  101. : "=&r" (tmp)
  102. : "r" (&regs->ARM_r8), "I" (PSR_I_BIT | PSR_F_BIT | FIQ_MODE));
  103. }
  104. void __naked get_fiq_regs(struct pt_regs *regs)
  105. {
  106. register unsigned long tmp;
  107. asm volatile (
  108. "mov ip, sp\n\
  109. stmfd sp!, {fp, ip, lr, pc}\n\
  110. sub fp, ip, #4\n\
  111. mrs %0, cpsr\n\
  112. msr cpsr_c, %2 @ select FIQ mode\n\
  113. mov r0, r0\n\
  114. stmia %1, {r8 - r14}\n\
  115. msr cpsr_c, %0 @ return to SVC mode\n\
  116. mov r0, r0\n\
  117. ldmfd sp, {fp, sp, pc}"
  118. : "=&r" (tmp)
  119. : "r" (&regs->ARM_r8), "I" (PSR_I_BIT | PSR_F_BIT | FIQ_MODE));
  120. }
  121. int claim_fiq(struct fiq_handler *f)
  122. {
  123. int ret = 0;
  124. if (current_fiq) {
  125. ret = -EBUSY;
  126. if (current_fiq->fiq_op != NULL)
  127. ret = current_fiq->fiq_op(current_fiq->dev_id, 1);
  128. }
  129. if (!ret) {
  130. f->next = current_fiq;
  131. current_fiq = f;
  132. }
  133. return ret;
  134. }
  135. void release_fiq(struct fiq_handler *f)
  136. {
  137. if (current_fiq != f) {
  138. printk(KERN_ERR "%s FIQ trying to release %s FIQ\n",
  139. f->name, current_fiq->name);
  140. dump_stack();
  141. return;
  142. }
  143. do
  144. current_fiq = current_fiq->next;
  145. while (current_fiq->fiq_op(current_fiq->dev_id, 0));
  146. }
  147. void enable_fiq(int fiq)
  148. {
  149. enable_irq(fiq + FIQ_START);
  150. }
  151. void disable_fiq(int fiq)
  152. {
  153. disable_irq(fiq + FIQ_START);
  154. }
  155. EXPORT_SYMBOL(set_fiq_handler);
  156. EXPORT_SYMBOL(set_fiq_regs);
  157. EXPORT_SYMBOL(get_fiq_regs);
  158. EXPORT_SYMBOL(claim_fiq);
  159. EXPORT_SYMBOL(release_fiq);
  160. EXPORT_SYMBOL(enable_fiq);
  161. EXPORT_SYMBOL(disable_fiq);
  162. void __init init_FIQ(void)
  163. {
  164. no_fiq_insn = *(unsigned long *)0xffff001c;
  165. }