iwl-core.c 87 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091
  1. /******************************************************************************
  2. *
  3. * GPL LICENSE SUMMARY
  4. *
  5. * Copyright(c) 2008 - 2010 Intel Corporation. All rights reserved.
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of version 2 of the GNU General Public License as
  9. * published by the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but
  12. * WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  14. * General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  19. * USA
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called LICENSE.GPL.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <ilw@linux.intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *****************************************************************************/
  28. #include <linux/kernel.h>
  29. #include <linux/module.h>
  30. #include <linux/etherdevice.h>
  31. #include <linux/sched.h>
  32. #include <net/mac80211.h>
  33. #include "iwl-eeprom.h"
  34. #include "iwl-dev.h" /* FIXME: remove */
  35. #include "iwl-debug.h"
  36. #include "iwl-core.h"
  37. #include "iwl-io.h"
  38. #include "iwl-power.h"
  39. #include "iwl-sta.h"
  40. #include "iwl-helpers.h"
  41. MODULE_DESCRIPTION("iwl core");
  42. MODULE_VERSION(IWLWIFI_VERSION);
  43. MODULE_AUTHOR(DRV_COPYRIGHT " " DRV_AUTHOR);
  44. MODULE_LICENSE("GPL");
  45. /*
  46. * set bt_coex_active to true, uCode will do kill/defer
  47. * every time the priority line is asserted (BT is sending signals on the
  48. * priority line in the PCIx).
  49. * set bt_coex_active to false, uCode will ignore the BT activity and
  50. * perform the normal operation
  51. *
  52. * User might experience transmit issue on some platform due to WiFi/BT
  53. * co-exist problem. The possible behaviors are:
  54. * Able to scan and finding all the available AP
  55. * Not able to associate with any AP
  56. * On those platforms, WiFi communication can be restored by set
  57. * "bt_coex_active" module parameter to "false"
  58. *
  59. * default: bt_coex_active = true (BT_COEX_ENABLE)
  60. */
  61. static bool bt_coex_active = true;
  62. module_param(bt_coex_active, bool, S_IRUGO);
  63. MODULE_PARM_DESC(bt_coex_active, "enable wifi/bluetooth co-exist\n");
  64. static struct iwl_wimax_coex_event_entry cu_priorities[COEX_NUM_OF_EVENTS] = {
  65. {COEX_CU_UNASSOC_IDLE_RP, COEX_CU_UNASSOC_IDLE_WP,
  66. 0, COEX_UNASSOC_IDLE_FLAGS},
  67. {COEX_CU_UNASSOC_MANUAL_SCAN_RP, COEX_CU_UNASSOC_MANUAL_SCAN_WP,
  68. 0, COEX_UNASSOC_MANUAL_SCAN_FLAGS},
  69. {COEX_CU_UNASSOC_AUTO_SCAN_RP, COEX_CU_UNASSOC_AUTO_SCAN_WP,
  70. 0, COEX_UNASSOC_AUTO_SCAN_FLAGS},
  71. {COEX_CU_CALIBRATION_RP, COEX_CU_CALIBRATION_WP,
  72. 0, COEX_CALIBRATION_FLAGS},
  73. {COEX_CU_PERIODIC_CALIBRATION_RP, COEX_CU_PERIODIC_CALIBRATION_WP,
  74. 0, COEX_PERIODIC_CALIBRATION_FLAGS},
  75. {COEX_CU_CONNECTION_ESTAB_RP, COEX_CU_CONNECTION_ESTAB_WP,
  76. 0, COEX_CONNECTION_ESTAB_FLAGS},
  77. {COEX_CU_ASSOCIATED_IDLE_RP, COEX_CU_ASSOCIATED_IDLE_WP,
  78. 0, COEX_ASSOCIATED_IDLE_FLAGS},
  79. {COEX_CU_ASSOC_MANUAL_SCAN_RP, COEX_CU_ASSOC_MANUAL_SCAN_WP,
  80. 0, COEX_ASSOC_MANUAL_SCAN_FLAGS},
  81. {COEX_CU_ASSOC_AUTO_SCAN_RP, COEX_CU_ASSOC_AUTO_SCAN_WP,
  82. 0, COEX_ASSOC_AUTO_SCAN_FLAGS},
  83. {COEX_CU_ASSOC_ACTIVE_LEVEL_RP, COEX_CU_ASSOC_ACTIVE_LEVEL_WP,
  84. 0, COEX_ASSOC_ACTIVE_LEVEL_FLAGS},
  85. {COEX_CU_RF_ON_RP, COEX_CU_RF_ON_WP, 0, COEX_CU_RF_ON_FLAGS},
  86. {COEX_CU_RF_OFF_RP, COEX_CU_RF_OFF_WP, 0, COEX_RF_OFF_FLAGS},
  87. {COEX_CU_STAND_ALONE_DEBUG_RP, COEX_CU_STAND_ALONE_DEBUG_WP,
  88. 0, COEX_STAND_ALONE_DEBUG_FLAGS},
  89. {COEX_CU_IPAN_ASSOC_LEVEL_RP, COEX_CU_IPAN_ASSOC_LEVEL_WP,
  90. 0, COEX_IPAN_ASSOC_LEVEL_FLAGS},
  91. {COEX_CU_RSRVD1_RP, COEX_CU_RSRVD1_WP, 0, COEX_RSRVD1_FLAGS},
  92. {COEX_CU_RSRVD2_RP, COEX_CU_RSRVD2_WP, 0, COEX_RSRVD2_FLAGS}
  93. };
  94. #define IWL_DECLARE_RATE_INFO(r, s, ip, in, rp, rn, pp, np) \
  95. [IWL_RATE_##r##M_INDEX] = { IWL_RATE_##r##M_PLCP, \
  96. IWL_RATE_SISO_##s##M_PLCP, \
  97. IWL_RATE_MIMO2_##s##M_PLCP,\
  98. IWL_RATE_MIMO3_##s##M_PLCP,\
  99. IWL_RATE_##r##M_IEEE, \
  100. IWL_RATE_##ip##M_INDEX, \
  101. IWL_RATE_##in##M_INDEX, \
  102. IWL_RATE_##rp##M_INDEX, \
  103. IWL_RATE_##rn##M_INDEX, \
  104. IWL_RATE_##pp##M_INDEX, \
  105. IWL_RATE_##np##M_INDEX }
  106. u32 iwl_debug_level;
  107. EXPORT_SYMBOL(iwl_debug_level);
  108. /*
  109. * Parameter order:
  110. * rate, ht rate, prev rate, next rate, prev tgg rate, next tgg rate
  111. *
  112. * If there isn't a valid next or previous rate then INV is used which
  113. * maps to IWL_RATE_INVALID
  114. *
  115. */
  116. const struct iwl_rate_info iwl_rates[IWL_RATE_COUNT] = {
  117. IWL_DECLARE_RATE_INFO(1, INV, INV, 2, INV, 2, INV, 2), /* 1mbps */
  118. IWL_DECLARE_RATE_INFO(2, INV, 1, 5, 1, 5, 1, 5), /* 2mbps */
  119. IWL_DECLARE_RATE_INFO(5, INV, 2, 6, 2, 11, 2, 11), /*5.5mbps */
  120. IWL_DECLARE_RATE_INFO(11, INV, 9, 12, 9, 12, 5, 18), /* 11mbps */
  121. IWL_DECLARE_RATE_INFO(6, 6, 5, 9, 5, 11, 5, 11), /* 6mbps */
  122. IWL_DECLARE_RATE_INFO(9, 6, 6, 11, 6, 11, 5, 11), /* 9mbps */
  123. IWL_DECLARE_RATE_INFO(12, 12, 11, 18, 11, 18, 11, 18), /* 12mbps */
  124. IWL_DECLARE_RATE_INFO(18, 18, 12, 24, 12, 24, 11, 24), /* 18mbps */
  125. IWL_DECLARE_RATE_INFO(24, 24, 18, 36, 18, 36, 18, 36), /* 24mbps */
  126. IWL_DECLARE_RATE_INFO(36, 36, 24, 48, 24, 48, 24, 48), /* 36mbps */
  127. IWL_DECLARE_RATE_INFO(48, 48, 36, 54, 36, 54, 36, 54), /* 48mbps */
  128. IWL_DECLARE_RATE_INFO(54, 54, 48, INV, 48, INV, 48, INV),/* 54mbps */
  129. IWL_DECLARE_RATE_INFO(60, 60, 48, INV, 48, INV, 48, INV),/* 60mbps */
  130. /* FIXME:RS: ^^ should be INV (legacy) */
  131. };
  132. EXPORT_SYMBOL(iwl_rates);
  133. /**
  134. * translate ucode response to mac80211 tx status control values
  135. */
  136. void iwl_hwrate_to_tx_control(struct iwl_priv *priv, u32 rate_n_flags,
  137. struct ieee80211_tx_info *info)
  138. {
  139. struct ieee80211_tx_rate *r = &info->control.rates[0];
  140. info->antenna_sel_tx =
  141. ((rate_n_flags & RATE_MCS_ANT_ABC_MSK) >> RATE_MCS_ANT_POS);
  142. if (rate_n_flags & RATE_MCS_HT_MSK)
  143. r->flags |= IEEE80211_TX_RC_MCS;
  144. if (rate_n_flags & RATE_MCS_GF_MSK)
  145. r->flags |= IEEE80211_TX_RC_GREEN_FIELD;
  146. if (rate_n_flags & RATE_MCS_HT40_MSK)
  147. r->flags |= IEEE80211_TX_RC_40_MHZ_WIDTH;
  148. if (rate_n_flags & RATE_MCS_DUP_MSK)
  149. r->flags |= IEEE80211_TX_RC_DUP_DATA;
  150. if (rate_n_flags & RATE_MCS_SGI_MSK)
  151. r->flags |= IEEE80211_TX_RC_SHORT_GI;
  152. r->idx = iwl_hwrate_to_mac80211_idx(rate_n_flags, info->band);
  153. }
  154. EXPORT_SYMBOL(iwl_hwrate_to_tx_control);
  155. int iwl_hwrate_to_plcp_idx(u32 rate_n_flags)
  156. {
  157. int idx = 0;
  158. /* HT rate format */
  159. if (rate_n_flags & RATE_MCS_HT_MSK) {
  160. idx = (rate_n_flags & 0xff);
  161. if (idx >= IWL_RATE_MIMO3_6M_PLCP)
  162. idx = idx - IWL_RATE_MIMO3_6M_PLCP;
  163. else if (idx >= IWL_RATE_MIMO2_6M_PLCP)
  164. idx = idx - IWL_RATE_MIMO2_6M_PLCP;
  165. idx += IWL_FIRST_OFDM_RATE;
  166. /* skip 9M not supported in ht*/
  167. if (idx >= IWL_RATE_9M_INDEX)
  168. idx += 1;
  169. if ((idx >= IWL_FIRST_OFDM_RATE) && (idx <= IWL_LAST_OFDM_RATE))
  170. return idx;
  171. /* legacy rate format, search for match in table */
  172. } else {
  173. for (idx = 0; idx < ARRAY_SIZE(iwl_rates); idx++)
  174. if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
  175. return idx;
  176. }
  177. return -1;
  178. }
  179. EXPORT_SYMBOL(iwl_hwrate_to_plcp_idx);
  180. int iwl_hwrate_to_mac80211_idx(u32 rate_n_flags, enum ieee80211_band band)
  181. {
  182. int idx = 0;
  183. int band_offset = 0;
  184. /* HT rate format: mac80211 wants an MCS number, which is just LSB */
  185. if (rate_n_flags & RATE_MCS_HT_MSK) {
  186. idx = (rate_n_flags & 0xff);
  187. return idx;
  188. /* Legacy rate format, search for match in table */
  189. } else {
  190. if (band == IEEE80211_BAND_5GHZ)
  191. band_offset = IWL_FIRST_OFDM_RATE;
  192. for (idx = band_offset; idx < IWL_RATE_COUNT_LEGACY; idx++)
  193. if (iwl_rates[idx].plcp == (rate_n_flags & 0xFF))
  194. return idx - band_offset;
  195. }
  196. return -1;
  197. }
  198. u8 iwl_toggle_tx_ant(struct iwl_priv *priv, u8 ant)
  199. {
  200. int i;
  201. u8 ind = ant;
  202. for (i = 0; i < RATE_ANT_NUM - 1; i++) {
  203. ind = (ind + 1) < RATE_ANT_NUM ? ind + 1 : 0;
  204. if (priv->hw_params.valid_tx_ant & BIT(ind))
  205. return ind;
  206. }
  207. return ant;
  208. }
  209. EXPORT_SYMBOL(iwl_toggle_tx_ant);
  210. const u8 iwl_bcast_addr[ETH_ALEN] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF };
  211. EXPORT_SYMBOL(iwl_bcast_addr);
  212. /* This function both allocates and initializes hw and priv. */
  213. struct ieee80211_hw *iwl_alloc_all(struct iwl_cfg *cfg,
  214. struct ieee80211_ops *hw_ops)
  215. {
  216. struct iwl_priv *priv;
  217. /* mac80211 allocates memory for this device instance, including
  218. * space for this driver's private structure */
  219. struct ieee80211_hw *hw =
  220. ieee80211_alloc_hw(sizeof(struct iwl_priv), hw_ops);
  221. if (hw == NULL) {
  222. printk(KERN_ERR "%s: Can not allocate network device\n",
  223. cfg->name);
  224. goto out;
  225. }
  226. priv = hw->priv;
  227. priv->hw = hw;
  228. out:
  229. return hw;
  230. }
  231. EXPORT_SYMBOL(iwl_alloc_all);
  232. void iwl_hw_detect(struct iwl_priv *priv)
  233. {
  234. priv->hw_rev = _iwl_read32(priv, CSR_HW_REV);
  235. priv->hw_wa_rev = _iwl_read32(priv, CSR_HW_REV_WA_REG);
  236. pci_read_config_byte(priv->pci_dev, PCI_REVISION_ID, &priv->rev_id);
  237. }
  238. EXPORT_SYMBOL(iwl_hw_detect);
  239. int iwl_hw_nic_init(struct iwl_priv *priv)
  240. {
  241. unsigned long flags;
  242. struct iwl_rx_queue *rxq = &priv->rxq;
  243. int ret;
  244. /* nic_init */
  245. spin_lock_irqsave(&priv->lock, flags);
  246. priv->cfg->ops->lib->apm_ops.init(priv);
  247. /* Set interrupt coalescing calibration timer to default (512 usecs) */
  248. iwl_write8(priv, CSR_INT_COALESCING, IWL_HOST_INT_CALIB_TIMEOUT_DEF);
  249. spin_unlock_irqrestore(&priv->lock, flags);
  250. ret = priv->cfg->ops->lib->apm_ops.set_pwr_src(priv, IWL_PWR_SRC_VMAIN);
  251. priv->cfg->ops->lib->apm_ops.config(priv);
  252. /* Allocate the RX queue, or reset if it is already allocated */
  253. if (!rxq->bd) {
  254. ret = iwl_rx_queue_alloc(priv);
  255. if (ret) {
  256. IWL_ERR(priv, "Unable to initialize Rx queue\n");
  257. return -ENOMEM;
  258. }
  259. } else
  260. iwl_rx_queue_reset(priv, rxq);
  261. iwl_rx_replenish(priv);
  262. iwl_rx_init(priv, rxq);
  263. spin_lock_irqsave(&priv->lock, flags);
  264. rxq->need_update = 1;
  265. iwl_rx_queue_update_write_ptr(priv, rxq);
  266. spin_unlock_irqrestore(&priv->lock, flags);
  267. /* Allocate and init all Tx and Command queues */
  268. ret = iwl_txq_ctx_reset(priv);
  269. if (ret)
  270. return ret;
  271. set_bit(STATUS_INIT, &priv->status);
  272. return 0;
  273. }
  274. EXPORT_SYMBOL(iwl_hw_nic_init);
  275. /*
  276. * QoS support
  277. */
  278. void iwl_activate_qos(struct iwl_priv *priv, u8 force)
  279. {
  280. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  281. return;
  282. priv->qos_data.def_qos_parm.qos_flags = 0;
  283. if (priv->qos_data.qos_cap.q_AP.queue_request &&
  284. !priv->qos_data.qos_cap.q_AP.txop_request)
  285. priv->qos_data.def_qos_parm.qos_flags |=
  286. QOS_PARAM_FLG_TXOP_TYPE_MSK;
  287. if (priv->qos_data.qos_active)
  288. priv->qos_data.def_qos_parm.qos_flags |=
  289. QOS_PARAM_FLG_UPDATE_EDCA_MSK;
  290. if (priv->current_ht_config.is_ht)
  291. priv->qos_data.def_qos_parm.qos_flags |= QOS_PARAM_FLG_TGN_MSK;
  292. if (force || iwl_is_associated(priv)) {
  293. IWL_DEBUG_QOS(priv, "send QoS cmd with Qos active=%d FLAGS=0x%X\n",
  294. priv->qos_data.qos_active,
  295. priv->qos_data.def_qos_parm.qos_flags);
  296. iwl_send_cmd_pdu_async(priv, REPLY_QOS_PARAM,
  297. sizeof(struct iwl_qosparam_cmd),
  298. &priv->qos_data.def_qos_parm, NULL);
  299. }
  300. }
  301. EXPORT_SYMBOL(iwl_activate_qos);
  302. /*
  303. * AC CWmin CW max AIFSN TXOP Limit TXOP Limit
  304. * (802.11b) (802.11a/g)
  305. * AC_BK 15 1023 7 0 0
  306. * AC_BE 15 1023 3 0 0
  307. * AC_VI 7 15 2 6.016ms 3.008ms
  308. * AC_VO 3 7 2 3.264ms 1.504ms
  309. */
  310. void iwl_reset_qos(struct iwl_priv *priv)
  311. {
  312. u16 cw_min = 15;
  313. u16 cw_max = 1023;
  314. u8 aifs = 2;
  315. bool is_legacy = false;
  316. unsigned long flags;
  317. int i;
  318. spin_lock_irqsave(&priv->lock, flags);
  319. /* QoS always active in AP and ADHOC mode
  320. * In STA mode wait for association
  321. */
  322. if (priv->iw_mode == NL80211_IFTYPE_ADHOC ||
  323. priv->iw_mode == NL80211_IFTYPE_AP)
  324. priv->qos_data.qos_active = 1;
  325. else
  326. priv->qos_data.qos_active = 0;
  327. /* check for legacy mode */
  328. if ((priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  329. (priv->active_rate & IWL_OFDM_RATES_MASK) == 0) ||
  330. (priv->iw_mode == NL80211_IFTYPE_STATION &&
  331. (priv->staging_rxon.flags & RXON_FLG_SHORT_SLOT_MSK) == 0)) {
  332. cw_min = 31;
  333. is_legacy = 1;
  334. }
  335. if (priv->qos_data.qos_active)
  336. aifs = 3;
  337. /* AC_BE */
  338. priv->qos_data.def_qos_parm.ac[0].cw_min = cpu_to_le16(cw_min);
  339. priv->qos_data.def_qos_parm.ac[0].cw_max = cpu_to_le16(cw_max);
  340. priv->qos_data.def_qos_parm.ac[0].aifsn = aifs;
  341. priv->qos_data.def_qos_parm.ac[0].edca_txop = 0;
  342. priv->qos_data.def_qos_parm.ac[0].reserved1 = 0;
  343. if (priv->qos_data.qos_active) {
  344. /* AC_BK */
  345. i = 1;
  346. priv->qos_data.def_qos_parm.ac[i].cw_min = cpu_to_le16(cw_min);
  347. priv->qos_data.def_qos_parm.ac[i].cw_max = cpu_to_le16(cw_max);
  348. priv->qos_data.def_qos_parm.ac[i].aifsn = 7;
  349. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  350. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  351. /* AC_VI */
  352. i = 2;
  353. priv->qos_data.def_qos_parm.ac[i].cw_min =
  354. cpu_to_le16((cw_min + 1) / 2 - 1);
  355. priv->qos_data.def_qos_parm.ac[i].cw_max =
  356. cpu_to_le16(cw_min);
  357. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  358. if (is_legacy)
  359. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  360. cpu_to_le16(6016);
  361. else
  362. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  363. cpu_to_le16(3008);
  364. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  365. /* AC_VO */
  366. i = 3;
  367. priv->qos_data.def_qos_parm.ac[i].cw_min =
  368. cpu_to_le16((cw_min + 1) / 4 - 1);
  369. priv->qos_data.def_qos_parm.ac[i].cw_max =
  370. cpu_to_le16((cw_min + 1) / 2 - 1);
  371. priv->qos_data.def_qos_parm.ac[i].aifsn = 2;
  372. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  373. if (is_legacy)
  374. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  375. cpu_to_le16(3264);
  376. else
  377. priv->qos_data.def_qos_parm.ac[i].edca_txop =
  378. cpu_to_le16(1504);
  379. } else {
  380. for (i = 1; i < 4; i++) {
  381. priv->qos_data.def_qos_parm.ac[i].cw_min =
  382. cpu_to_le16(cw_min);
  383. priv->qos_data.def_qos_parm.ac[i].cw_max =
  384. cpu_to_le16(cw_max);
  385. priv->qos_data.def_qos_parm.ac[i].aifsn = aifs;
  386. priv->qos_data.def_qos_parm.ac[i].edca_txop = 0;
  387. priv->qos_data.def_qos_parm.ac[i].reserved1 = 0;
  388. }
  389. }
  390. IWL_DEBUG_QOS(priv, "set QoS to default \n");
  391. spin_unlock_irqrestore(&priv->lock, flags);
  392. }
  393. EXPORT_SYMBOL(iwl_reset_qos);
  394. #define MAX_BIT_RATE_40_MHZ 150 /* Mbps */
  395. #define MAX_BIT_RATE_20_MHZ 72 /* Mbps */
  396. static void iwlcore_init_ht_hw_capab(const struct iwl_priv *priv,
  397. struct ieee80211_sta_ht_cap *ht_info,
  398. enum ieee80211_band band)
  399. {
  400. u16 max_bit_rate = 0;
  401. u8 rx_chains_num = priv->hw_params.rx_chains_num;
  402. u8 tx_chains_num = priv->hw_params.tx_chains_num;
  403. ht_info->cap = 0;
  404. memset(&ht_info->mcs, 0, sizeof(ht_info->mcs));
  405. ht_info->ht_supported = true;
  406. if (priv->cfg->ht_greenfield_support)
  407. ht_info->cap |= IEEE80211_HT_CAP_GRN_FLD;
  408. ht_info->cap |= IEEE80211_HT_CAP_SGI_20;
  409. max_bit_rate = MAX_BIT_RATE_20_MHZ;
  410. if (priv->hw_params.ht40_channel & BIT(band)) {
  411. ht_info->cap |= IEEE80211_HT_CAP_SUP_WIDTH_20_40;
  412. ht_info->cap |= IEEE80211_HT_CAP_SGI_40;
  413. ht_info->mcs.rx_mask[4] = 0x01;
  414. max_bit_rate = MAX_BIT_RATE_40_MHZ;
  415. }
  416. if (priv->cfg->mod_params->amsdu_size_8K)
  417. ht_info->cap |= IEEE80211_HT_CAP_MAX_AMSDU;
  418. ht_info->ampdu_factor = CFG_HT_RX_AMPDU_FACTOR_DEF;
  419. ht_info->ampdu_density = CFG_HT_MPDU_DENSITY_DEF;
  420. ht_info->mcs.rx_mask[0] = 0xFF;
  421. if (rx_chains_num >= 2)
  422. ht_info->mcs.rx_mask[1] = 0xFF;
  423. if (rx_chains_num >= 3)
  424. ht_info->mcs.rx_mask[2] = 0xFF;
  425. /* Highest supported Rx data rate */
  426. max_bit_rate *= rx_chains_num;
  427. WARN_ON(max_bit_rate & ~IEEE80211_HT_MCS_RX_HIGHEST_MASK);
  428. ht_info->mcs.rx_highest = cpu_to_le16(max_bit_rate);
  429. /* Tx MCS capabilities */
  430. ht_info->mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
  431. if (tx_chains_num != rx_chains_num) {
  432. ht_info->mcs.tx_params |= IEEE80211_HT_MCS_TX_RX_DIFF;
  433. ht_info->mcs.tx_params |= ((tx_chains_num - 1) <<
  434. IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT);
  435. }
  436. }
  437. /**
  438. * iwlcore_init_geos - Initialize mac80211's geo/channel info based from eeprom
  439. */
  440. int iwlcore_init_geos(struct iwl_priv *priv)
  441. {
  442. struct iwl_channel_info *ch;
  443. struct ieee80211_supported_band *sband;
  444. struct ieee80211_channel *channels;
  445. struct ieee80211_channel *geo_ch;
  446. struct ieee80211_rate *rates;
  447. int i = 0;
  448. if (priv->bands[IEEE80211_BAND_2GHZ].n_bitrates ||
  449. priv->bands[IEEE80211_BAND_5GHZ].n_bitrates) {
  450. IWL_DEBUG_INFO(priv, "Geography modes already initialized.\n");
  451. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  452. return 0;
  453. }
  454. channels = kzalloc(sizeof(struct ieee80211_channel) *
  455. priv->channel_count, GFP_KERNEL);
  456. if (!channels)
  457. return -ENOMEM;
  458. rates = kzalloc((sizeof(struct ieee80211_rate) * IWL_RATE_COUNT_LEGACY),
  459. GFP_KERNEL);
  460. if (!rates) {
  461. kfree(channels);
  462. return -ENOMEM;
  463. }
  464. /* 5.2GHz channels start after the 2.4GHz channels */
  465. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  466. sband->channels = &channels[ARRAY_SIZE(iwl_eeprom_band_1)];
  467. /* just OFDM */
  468. sband->bitrates = &rates[IWL_FIRST_OFDM_RATE];
  469. sband->n_bitrates = IWL_RATE_COUNT_LEGACY - IWL_FIRST_OFDM_RATE;
  470. if (priv->cfg->sku & IWL_SKU_N)
  471. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  472. IEEE80211_BAND_5GHZ);
  473. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  474. sband->channels = channels;
  475. /* OFDM & CCK */
  476. sband->bitrates = rates;
  477. sband->n_bitrates = IWL_RATE_COUNT_LEGACY;
  478. if (priv->cfg->sku & IWL_SKU_N)
  479. iwlcore_init_ht_hw_capab(priv, &sband->ht_cap,
  480. IEEE80211_BAND_2GHZ);
  481. priv->ieee_channels = channels;
  482. priv->ieee_rates = rates;
  483. for (i = 0; i < priv->channel_count; i++) {
  484. ch = &priv->channel_info[i];
  485. /* FIXME: might be removed if scan is OK */
  486. if (!is_channel_valid(ch))
  487. continue;
  488. if (is_channel_a_band(ch))
  489. sband = &priv->bands[IEEE80211_BAND_5GHZ];
  490. else
  491. sband = &priv->bands[IEEE80211_BAND_2GHZ];
  492. geo_ch = &sband->channels[sband->n_channels++];
  493. geo_ch->center_freq =
  494. ieee80211_channel_to_frequency(ch->channel);
  495. geo_ch->max_power = ch->max_power_avg;
  496. geo_ch->max_antenna_gain = 0xff;
  497. geo_ch->hw_value = ch->channel;
  498. if (is_channel_valid(ch)) {
  499. if (!(ch->flags & EEPROM_CHANNEL_IBSS))
  500. geo_ch->flags |= IEEE80211_CHAN_NO_IBSS;
  501. if (!(ch->flags & EEPROM_CHANNEL_ACTIVE))
  502. geo_ch->flags |= IEEE80211_CHAN_PASSIVE_SCAN;
  503. if (ch->flags & EEPROM_CHANNEL_RADAR)
  504. geo_ch->flags |= IEEE80211_CHAN_RADAR;
  505. geo_ch->flags |= ch->ht40_extension_channel;
  506. if (ch->max_power_avg > priv->tx_power_device_lmt)
  507. priv->tx_power_device_lmt = ch->max_power_avg;
  508. } else {
  509. geo_ch->flags |= IEEE80211_CHAN_DISABLED;
  510. }
  511. IWL_DEBUG_INFO(priv, "Channel %d Freq=%d[%sGHz] %s flag=0x%X\n",
  512. ch->channel, geo_ch->center_freq,
  513. is_channel_a_band(ch) ? "5.2" : "2.4",
  514. geo_ch->flags & IEEE80211_CHAN_DISABLED ?
  515. "restricted" : "valid",
  516. geo_ch->flags);
  517. }
  518. if ((priv->bands[IEEE80211_BAND_5GHZ].n_channels == 0) &&
  519. priv->cfg->sku & IWL_SKU_A) {
  520. IWL_INFO(priv, "Incorrectly detected BG card as ABG. "
  521. "Please send your PCI ID 0x%04X:0x%04X to maintainer.\n",
  522. priv->pci_dev->device,
  523. priv->pci_dev->subsystem_device);
  524. priv->cfg->sku &= ~IWL_SKU_A;
  525. }
  526. IWL_INFO(priv, "Tunable channels: %d 802.11bg, %d 802.11a channels\n",
  527. priv->bands[IEEE80211_BAND_2GHZ].n_channels,
  528. priv->bands[IEEE80211_BAND_5GHZ].n_channels);
  529. set_bit(STATUS_GEO_CONFIGURED, &priv->status);
  530. return 0;
  531. }
  532. EXPORT_SYMBOL(iwlcore_init_geos);
  533. /*
  534. * iwlcore_free_geos - undo allocations in iwlcore_init_geos
  535. */
  536. void iwlcore_free_geos(struct iwl_priv *priv)
  537. {
  538. kfree(priv->ieee_channels);
  539. kfree(priv->ieee_rates);
  540. clear_bit(STATUS_GEO_CONFIGURED, &priv->status);
  541. }
  542. EXPORT_SYMBOL(iwlcore_free_geos);
  543. /*
  544. * iwlcore_rts_tx_cmd_flag: Set rts/cts. 3945 and 4965 only share this
  545. * function.
  546. */
  547. void iwlcore_rts_tx_cmd_flag(struct ieee80211_tx_info *info,
  548. __le32 *tx_flags)
  549. {
  550. if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_RTS_CTS) {
  551. *tx_flags |= TX_CMD_FLG_RTS_MSK;
  552. *tx_flags &= ~TX_CMD_FLG_CTS_MSK;
  553. } else if (info->control.rates[0].flags & IEEE80211_TX_RC_USE_CTS_PROTECT) {
  554. *tx_flags &= ~TX_CMD_FLG_RTS_MSK;
  555. *tx_flags |= TX_CMD_FLG_CTS_MSK;
  556. }
  557. }
  558. EXPORT_SYMBOL(iwlcore_rts_tx_cmd_flag);
  559. static bool is_single_rx_stream(struct iwl_priv *priv)
  560. {
  561. return priv->current_ht_config.smps == IEEE80211_SMPS_STATIC ||
  562. priv->current_ht_config.single_chain_sufficient;
  563. }
  564. static u8 iwl_is_channel_extension(struct iwl_priv *priv,
  565. enum ieee80211_band band,
  566. u16 channel, u8 extension_chan_offset)
  567. {
  568. const struct iwl_channel_info *ch_info;
  569. ch_info = iwl_get_channel_info(priv, band, channel);
  570. if (!is_channel_valid(ch_info))
  571. return 0;
  572. if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_ABOVE)
  573. return !(ch_info->ht40_extension_channel &
  574. IEEE80211_CHAN_NO_HT40PLUS);
  575. else if (extension_chan_offset == IEEE80211_HT_PARAM_CHA_SEC_BELOW)
  576. return !(ch_info->ht40_extension_channel &
  577. IEEE80211_CHAN_NO_HT40MINUS);
  578. return 0;
  579. }
  580. u8 iwl_is_ht40_tx_allowed(struct iwl_priv *priv,
  581. struct ieee80211_sta_ht_cap *sta_ht_inf)
  582. {
  583. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  584. if (!ht_conf->is_ht || !ht_conf->is_40mhz)
  585. return 0;
  586. /* We do not check for IEEE80211_HT_CAP_SUP_WIDTH_20_40
  587. * the bit will not set if it is pure 40MHz case
  588. */
  589. if (sta_ht_inf) {
  590. if (!sta_ht_inf->ht_supported)
  591. return 0;
  592. }
  593. #ifdef CONFIG_IWLWIFI_DEBUG
  594. if (priv->disable_ht40)
  595. return 0;
  596. #endif
  597. return iwl_is_channel_extension(priv, priv->band,
  598. le16_to_cpu(priv->staging_rxon.channel),
  599. ht_conf->extension_chan_offset);
  600. }
  601. EXPORT_SYMBOL(iwl_is_ht40_tx_allowed);
  602. static u16 iwl_adjust_beacon_interval(u16 beacon_val, u16 max_beacon_val)
  603. {
  604. u16 new_val = 0;
  605. u16 beacon_factor = 0;
  606. beacon_factor = (beacon_val + max_beacon_val) / max_beacon_val;
  607. new_val = beacon_val / beacon_factor;
  608. if (!new_val)
  609. new_val = max_beacon_val;
  610. return new_val;
  611. }
  612. void iwl_setup_rxon_timing(struct iwl_priv *priv)
  613. {
  614. u64 tsf;
  615. s32 interval_tm, rem;
  616. unsigned long flags;
  617. struct ieee80211_conf *conf = NULL;
  618. u16 beacon_int;
  619. conf = ieee80211_get_hw_conf(priv->hw);
  620. spin_lock_irqsave(&priv->lock, flags);
  621. priv->rxon_timing.timestamp = cpu_to_le64(priv->timestamp);
  622. priv->rxon_timing.listen_interval = cpu_to_le16(conf->listen_interval);
  623. if (priv->iw_mode == NL80211_IFTYPE_STATION) {
  624. beacon_int = priv->beacon_int;
  625. priv->rxon_timing.atim_window = 0;
  626. } else {
  627. beacon_int = priv->vif->bss_conf.beacon_int;
  628. /* TODO: we need to get atim_window from upper stack
  629. * for now we set to 0 */
  630. priv->rxon_timing.atim_window = 0;
  631. }
  632. beacon_int = iwl_adjust_beacon_interval(beacon_int,
  633. priv->hw_params.max_beacon_itrvl * 1024);
  634. priv->rxon_timing.beacon_interval = cpu_to_le16(beacon_int);
  635. tsf = priv->timestamp; /* tsf is modifed by do_div: copy it */
  636. interval_tm = beacon_int * 1024;
  637. rem = do_div(tsf, interval_tm);
  638. priv->rxon_timing.beacon_init_val = cpu_to_le32(interval_tm - rem);
  639. spin_unlock_irqrestore(&priv->lock, flags);
  640. IWL_DEBUG_ASSOC(priv,
  641. "beacon interval %d beacon timer %d beacon tim %d\n",
  642. le16_to_cpu(priv->rxon_timing.beacon_interval),
  643. le32_to_cpu(priv->rxon_timing.beacon_init_val),
  644. le16_to_cpu(priv->rxon_timing.atim_window));
  645. }
  646. EXPORT_SYMBOL(iwl_setup_rxon_timing);
  647. void iwl_set_rxon_hwcrypto(struct iwl_priv *priv, int hw_decrypt)
  648. {
  649. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  650. if (hw_decrypt)
  651. rxon->filter_flags &= ~RXON_FILTER_DIS_DECRYPT_MSK;
  652. else
  653. rxon->filter_flags |= RXON_FILTER_DIS_DECRYPT_MSK;
  654. }
  655. EXPORT_SYMBOL(iwl_set_rxon_hwcrypto);
  656. /**
  657. * iwl_check_rxon_cmd - validate RXON structure is valid
  658. *
  659. * NOTE: This is really only useful during development and can eventually
  660. * be #ifdef'd out once the driver is stable and folks aren't actively
  661. * making changes
  662. */
  663. int iwl_check_rxon_cmd(struct iwl_priv *priv)
  664. {
  665. int error = 0;
  666. int counter = 1;
  667. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  668. if (rxon->flags & RXON_FLG_BAND_24G_MSK) {
  669. error |= le32_to_cpu(rxon->flags &
  670. (RXON_FLG_TGJ_NARROW_BAND_MSK |
  671. RXON_FLG_RADAR_DETECT_MSK));
  672. if (error)
  673. IWL_WARN(priv, "check 24G fields %d | %d\n",
  674. counter++, error);
  675. } else {
  676. error |= (rxon->flags & RXON_FLG_SHORT_SLOT_MSK) ?
  677. 0 : le32_to_cpu(RXON_FLG_SHORT_SLOT_MSK);
  678. if (error)
  679. IWL_WARN(priv, "check 52 fields %d | %d\n",
  680. counter++, error);
  681. error |= le32_to_cpu(rxon->flags & RXON_FLG_CCK_MSK);
  682. if (error)
  683. IWL_WARN(priv, "check 52 CCK %d | %d\n",
  684. counter++, error);
  685. }
  686. error |= (rxon->node_addr[0] | rxon->bssid_addr[0]) & 0x1;
  687. if (error)
  688. IWL_WARN(priv, "check mac addr %d | %d\n", counter++, error);
  689. /* make sure basic rates 6Mbps and 1Mbps are supported */
  690. error |= (((rxon->ofdm_basic_rates & IWL_RATE_6M_MASK) == 0) &&
  691. ((rxon->cck_basic_rates & IWL_RATE_1M_MASK) == 0));
  692. if (error)
  693. IWL_WARN(priv, "check basic rate %d | %d\n", counter++, error);
  694. error |= (le16_to_cpu(rxon->assoc_id) > 2007);
  695. if (error)
  696. IWL_WARN(priv, "check assoc id %d | %d\n", counter++, error);
  697. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK))
  698. == (RXON_FLG_CCK_MSK | RXON_FLG_SHORT_SLOT_MSK));
  699. if (error)
  700. IWL_WARN(priv, "check CCK and short slot %d | %d\n",
  701. counter++, error);
  702. error |= ((rxon->flags & (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK))
  703. == (RXON_FLG_CCK_MSK | RXON_FLG_AUTO_DETECT_MSK));
  704. if (error)
  705. IWL_WARN(priv, "check CCK & auto detect %d | %d\n",
  706. counter++, error);
  707. error |= ((rxon->flags & (RXON_FLG_AUTO_DETECT_MSK |
  708. RXON_FLG_TGG_PROTECT_MSK)) == RXON_FLG_TGG_PROTECT_MSK);
  709. if (error)
  710. IWL_WARN(priv, "check TGG and auto detect %d | %d\n",
  711. counter++, error);
  712. if (error)
  713. IWL_WARN(priv, "Tuning to channel %d\n",
  714. le16_to_cpu(rxon->channel));
  715. if (error) {
  716. IWL_ERR(priv, "Not a valid iwl_rxon_assoc_cmd field values\n");
  717. return -1;
  718. }
  719. return 0;
  720. }
  721. EXPORT_SYMBOL(iwl_check_rxon_cmd);
  722. /**
  723. * iwl_full_rxon_required - check if full RXON (vs RXON_ASSOC) cmd is needed
  724. * @priv: staging_rxon is compared to active_rxon
  725. *
  726. * If the RXON structure is changing enough to require a new tune,
  727. * or is clearing the RXON_FILTER_ASSOC_MSK, then return 1 to indicate that
  728. * a new tune (full RXON command, rather than RXON_ASSOC cmd) is required.
  729. */
  730. int iwl_full_rxon_required(struct iwl_priv *priv)
  731. {
  732. /* These items are only settable from the full RXON command */
  733. if (!(iwl_is_associated(priv)) ||
  734. compare_ether_addr(priv->staging_rxon.bssid_addr,
  735. priv->active_rxon.bssid_addr) ||
  736. compare_ether_addr(priv->staging_rxon.node_addr,
  737. priv->active_rxon.node_addr) ||
  738. compare_ether_addr(priv->staging_rxon.wlap_bssid_addr,
  739. priv->active_rxon.wlap_bssid_addr) ||
  740. (priv->staging_rxon.dev_type != priv->active_rxon.dev_type) ||
  741. (priv->staging_rxon.channel != priv->active_rxon.channel) ||
  742. (priv->staging_rxon.air_propagation !=
  743. priv->active_rxon.air_propagation) ||
  744. (priv->staging_rxon.ofdm_ht_single_stream_basic_rates !=
  745. priv->active_rxon.ofdm_ht_single_stream_basic_rates) ||
  746. (priv->staging_rxon.ofdm_ht_dual_stream_basic_rates !=
  747. priv->active_rxon.ofdm_ht_dual_stream_basic_rates) ||
  748. (priv->staging_rxon.ofdm_ht_triple_stream_basic_rates !=
  749. priv->active_rxon.ofdm_ht_triple_stream_basic_rates) ||
  750. (priv->staging_rxon.assoc_id != priv->active_rxon.assoc_id))
  751. return 1;
  752. /* flags, filter_flags, ofdm_basic_rates, and cck_basic_rates can
  753. * be updated with the RXON_ASSOC command -- however only some
  754. * flag transitions are allowed using RXON_ASSOC */
  755. /* Check if we are not switching bands */
  756. if ((priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) !=
  757. (priv->active_rxon.flags & RXON_FLG_BAND_24G_MSK))
  758. return 1;
  759. /* Check if we are switching association toggle */
  760. if ((priv->staging_rxon.filter_flags & RXON_FILTER_ASSOC_MSK) !=
  761. (priv->active_rxon.filter_flags & RXON_FILTER_ASSOC_MSK))
  762. return 1;
  763. return 0;
  764. }
  765. EXPORT_SYMBOL(iwl_full_rxon_required);
  766. u8 iwl_rate_get_lowest_plcp(struct iwl_priv *priv)
  767. {
  768. /*
  769. * Assign the lowest rate -- should really get this from
  770. * the beacon skb from mac80211.
  771. */
  772. if (priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK)
  773. return IWL_RATE_1M_PLCP;
  774. else
  775. return IWL_RATE_6M_PLCP;
  776. }
  777. EXPORT_SYMBOL(iwl_rate_get_lowest_plcp);
  778. void iwl_set_rxon_ht(struct iwl_priv *priv, struct iwl_ht_config *ht_conf)
  779. {
  780. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  781. if (!ht_conf->is_ht) {
  782. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  783. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK |
  784. RXON_FLG_HT40_PROT_MSK |
  785. RXON_FLG_HT_PROT_MSK);
  786. return;
  787. }
  788. /* FIXME: if the definition of ht_protection changed, the "translation"
  789. * will be needed for rxon->flags
  790. */
  791. rxon->flags |= cpu_to_le32(ht_conf->ht_protection << RXON_FLG_HT_OPERATING_MODE_POS);
  792. /* Set up channel bandwidth:
  793. * 20 MHz only, 20/40 mixed or pure 40 if ht40 ok */
  794. /* clear the HT channel mode before set the mode */
  795. rxon->flags &= ~(RXON_FLG_CHANNEL_MODE_MSK |
  796. RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  797. if (iwl_is_ht40_tx_allowed(priv, NULL)) {
  798. /* pure ht40 */
  799. if (ht_conf->ht_protection == IEEE80211_HT_OP_MODE_PROTECTION_20MHZ) {
  800. rxon->flags |= RXON_FLG_CHANNEL_MODE_PURE_40;
  801. /* Note: control channel is opposite of extension channel */
  802. switch (ht_conf->extension_chan_offset) {
  803. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  804. rxon->flags &= ~RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  805. break;
  806. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  807. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  808. break;
  809. }
  810. } else {
  811. /* Note: control channel is opposite of extension channel */
  812. switch (ht_conf->extension_chan_offset) {
  813. case IEEE80211_HT_PARAM_CHA_SEC_ABOVE:
  814. rxon->flags &= ~(RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK);
  815. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  816. break;
  817. case IEEE80211_HT_PARAM_CHA_SEC_BELOW:
  818. rxon->flags |= RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK;
  819. rxon->flags |= RXON_FLG_CHANNEL_MODE_MIXED;
  820. break;
  821. case IEEE80211_HT_PARAM_CHA_SEC_NONE:
  822. default:
  823. /* channel location only valid if in Mixed mode */
  824. IWL_ERR(priv, "invalid extension channel offset\n");
  825. break;
  826. }
  827. }
  828. } else {
  829. rxon->flags |= RXON_FLG_CHANNEL_MODE_LEGACY;
  830. }
  831. if (priv->cfg->ops->hcmd->set_rxon_chain)
  832. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  833. IWL_DEBUG_ASSOC(priv, "rxon flags 0x%X operation mode :0x%X "
  834. "extension channel offset 0x%x\n",
  835. le32_to_cpu(rxon->flags), ht_conf->ht_protection,
  836. ht_conf->extension_chan_offset);
  837. return;
  838. }
  839. EXPORT_SYMBOL(iwl_set_rxon_ht);
  840. #define IWL_NUM_RX_CHAINS_MULTIPLE 3
  841. #define IWL_NUM_RX_CHAINS_SINGLE 2
  842. #define IWL_NUM_IDLE_CHAINS_DUAL 2
  843. #define IWL_NUM_IDLE_CHAINS_SINGLE 1
  844. /*
  845. * Determine how many receiver/antenna chains to use.
  846. *
  847. * More provides better reception via diversity. Fewer saves power
  848. * at the expense of throughput, but only when not in powersave to
  849. * start with.
  850. *
  851. * MIMO (dual stream) requires at least 2, but works better with 3.
  852. * This does not determine *which* chains to use, just how many.
  853. */
  854. static int iwl_get_active_rx_chain_count(struct iwl_priv *priv)
  855. {
  856. /* # of Rx chains to use when expecting MIMO. */
  857. if (is_single_rx_stream(priv))
  858. return IWL_NUM_RX_CHAINS_SINGLE;
  859. else
  860. return IWL_NUM_RX_CHAINS_MULTIPLE;
  861. }
  862. /*
  863. * When we are in power saving mode, unless device support spatial
  864. * multiplexing power save, use the active count for rx chain count.
  865. */
  866. static int iwl_get_idle_rx_chain_count(struct iwl_priv *priv, int active_cnt)
  867. {
  868. /* # Rx chains when idling, depending on SMPS mode */
  869. switch (priv->current_ht_config.smps) {
  870. case IEEE80211_SMPS_STATIC:
  871. case IEEE80211_SMPS_DYNAMIC:
  872. return IWL_NUM_IDLE_CHAINS_SINGLE;
  873. case IEEE80211_SMPS_OFF:
  874. return active_cnt;
  875. default:
  876. WARN(1, "invalid SMPS mode %d",
  877. priv->current_ht_config.smps);
  878. return active_cnt;
  879. }
  880. }
  881. /* up to 4 chains */
  882. static u8 iwl_count_chain_bitmap(u32 chain_bitmap)
  883. {
  884. u8 res;
  885. res = (chain_bitmap & BIT(0)) >> 0;
  886. res += (chain_bitmap & BIT(1)) >> 1;
  887. res += (chain_bitmap & BIT(2)) >> 2;
  888. res += (chain_bitmap & BIT(3)) >> 3;
  889. return res;
  890. }
  891. /**
  892. * iwl_is_monitor_mode - Determine if interface in monitor mode
  893. *
  894. * priv->iw_mode is set in add_interface, but add_interface is
  895. * never called for monitor mode. The only way mac80211 informs us about
  896. * monitor mode is through configuring filters (call to configure_filter).
  897. */
  898. bool iwl_is_monitor_mode(struct iwl_priv *priv)
  899. {
  900. return !!(priv->staging_rxon.filter_flags & RXON_FILTER_PROMISC_MSK);
  901. }
  902. EXPORT_SYMBOL(iwl_is_monitor_mode);
  903. /**
  904. * iwl_set_rxon_chain - Set up Rx chain usage in "staging" RXON image
  905. *
  906. * Selects how many and which Rx receivers/antennas/chains to use.
  907. * This should not be used for scan command ... it puts data in wrong place.
  908. */
  909. void iwl_set_rxon_chain(struct iwl_priv *priv)
  910. {
  911. bool is_single = is_single_rx_stream(priv);
  912. bool is_cam = !test_bit(STATUS_POWER_PMI, &priv->status);
  913. u8 idle_rx_cnt, active_rx_cnt, valid_rx_cnt;
  914. u32 active_chains;
  915. u16 rx_chain;
  916. /* Tell uCode which antennas are actually connected.
  917. * Before first association, we assume all antennas are connected.
  918. * Just after first association, iwl_chain_noise_calibration()
  919. * checks which antennas actually *are* connected. */
  920. if (priv->chain_noise_data.active_chains)
  921. active_chains = priv->chain_noise_data.active_chains;
  922. else
  923. active_chains = priv->hw_params.valid_rx_ant;
  924. rx_chain = active_chains << RXON_RX_CHAIN_VALID_POS;
  925. /* How many receivers should we use? */
  926. active_rx_cnt = iwl_get_active_rx_chain_count(priv);
  927. idle_rx_cnt = iwl_get_idle_rx_chain_count(priv, active_rx_cnt);
  928. /* correct rx chain count according hw settings
  929. * and chain noise calibration
  930. */
  931. valid_rx_cnt = iwl_count_chain_bitmap(active_chains);
  932. if (valid_rx_cnt < active_rx_cnt)
  933. active_rx_cnt = valid_rx_cnt;
  934. if (valid_rx_cnt < idle_rx_cnt)
  935. idle_rx_cnt = valid_rx_cnt;
  936. rx_chain |= active_rx_cnt << RXON_RX_CHAIN_MIMO_CNT_POS;
  937. rx_chain |= idle_rx_cnt << RXON_RX_CHAIN_CNT_POS;
  938. /* copied from 'iwl_bg_request_scan()' */
  939. /* Force use of chains B and C (0x6) for Rx for 4965
  940. * Avoid A (0x1) because of its off-channel reception on A-band.
  941. * MIMO is not used here, but value is required */
  942. if (iwl_is_monitor_mode(priv) &&
  943. !(priv->staging_rxon.flags & RXON_FLG_BAND_24G_MSK) &&
  944. ((priv->hw_rev & CSR_HW_REV_TYPE_MSK) == CSR_HW_REV_TYPE_4965)) {
  945. rx_chain = ANT_ABC << RXON_RX_CHAIN_VALID_POS;
  946. rx_chain |= ANT_BC << RXON_RX_CHAIN_FORCE_SEL_POS;
  947. rx_chain |= ANT_ABC << RXON_RX_CHAIN_FORCE_MIMO_SEL_POS;
  948. rx_chain |= 0x1 << RXON_RX_CHAIN_DRIVER_FORCE_POS;
  949. }
  950. priv->staging_rxon.rx_chain = cpu_to_le16(rx_chain);
  951. if (!is_single && (active_rx_cnt >= IWL_NUM_RX_CHAINS_SINGLE) && is_cam)
  952. priv->staging_rxon.rx_chain |= RXON_RX_CHAIN_MIMO_FORCE_MSK;
  953. else
  954. priv->staging_rxon.rx_chain &= ~RXON_RX_CHAIN_MIMO_FORCE_MSK;
  955. IWL_DEBUG_ASSOC(priv, "rx_chain=0x%X active=%d idle=%d\n",
  956. priv->staging_rxon.rx_chain,
  957. active_rx_cnt, idle_rx_cnt);
  958. WARN_ON(active_rx_cnt == 0 || idle_rx_cnt == 0 ||
  959. active_rx_cnt < idle_rx_cnt);
  960. }
  961. EXPORT_SYMBOL(iwl_set_rxon_chain);
  962. /**
  963. * iwl_set_rxon_channel - Set the phymode and channel values in staging RXON
  964. * @phymode: MODE_IEEE80211A sets to 5.2GHz; all else set to 2.4GHz
  965. * @channel: Any channel valid for the requested phymode
  966. * In addition to setting the staging RXON, priv->phymode is also set.
  967. *
  968. * NOTE: Does not commit to the hardware; it sets appropriate bit fields
  969. * in the staging RXON flag structure based on the phymode
  970. */
  971. int iwl_set_rxon_channel(struct iwl_priv *priv, struct ieee80211_channel *ch)
  972. {
  973. enum ieee80211_band band = ch->band;
  974. u16 channel = ieee80211_frequency_to_channel(ch->center_freq);
  975. if (!iwl_get_channel_info(priv, band, channel)) {
  976. IWL_DEBUG_INFO(priv, "Could not set channel to %d [%d]\n",
  977. channel, band);
  978. return -EINVAL;
  979. }
  980. if ((le16_to_cpu(priv->staging_rxon.channel) == channel) &&
  981. (priv->band == band))
  982. return 0;
  983. priv->staging_rxon.channel = cpu_to_le16(channel);
  984. if (band == IEEE80211_BAND_5GHZ)
  985. priv->staging_rxon.flags &= ~RXON_FLG_BAND_24G_MSK;
  986. else
  987. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  988. priv->band = band;
  989. IWL_DEBUG_INFO(priv, "Staging channel set to %d [%d]\n", channel, band);
  990. return 0;
  991. }
  992. EXPORT_SYMBOL(iwl_set_rxon_channel);
  993. void iwl_set_flags_for_band(struct iwl_priv *priv,
  994. enum ieee80211_band band)
  995. {
  996. if (band == IEEE80211_BAND_5GHZ) {
  997. priv->staging_rxon.flags &=
  998. ~(RXON_FLG_BAND_24G_MSK | RXON_FLG_AUTO_DETECT_MSK
  999. | RXON_FLG_CCK_MSK);
  1000. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1001. } else {
  1002. /* Copied from iwl_post_associate() */
  1003. if (priv->assoc_capability & WLAN_CAPABILITY_SHORT_SLOT_TIME)
  1004. priv->staging_rxon.flags |= RXON_FLG_SHORT_SLOT_MSK;
  1005. else
  1006. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1007. if (priv->iw_mode == NL80211_IFTYPE_ADHOC)
  1008. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_SLOT_MSK;
  1009. priv->staging_rxon.flags |= RXON_FLG_BAND_24G_MSK;
  1010. priv->staging_rxon.flags |= RXON_FLG_AUTO_DETECT_MSK;
  1011. priv->staging_rxon.flags &= ~RXON_FLG_CCK_MSK;
  1012. }
  1013. }
  1014. /*
  1015. * initialize rxon structure with default values from eeprom
  1016. */
  1017. void iwl_connection_init_rx_config(struct iwl_priv *priv, int mode)
  1018. {
  1019. const struct iwl_channel_info *ch_info;
  1020. memset(&priv->staging_rxon, 0, sizeof(priv->staging_rxon));
  1021. switch (mode) {
  1022. case NL80211_IFTYPE_AP:
  1023. priv->staging_rxon.dev_type = RXON_DEV_TYPE_AP;
  1024. break;
  1025. case NL80211_IFTYPE_STATION:
  1026. priv->staging_rxon.dev_type = RXON_DEV_TYPE_ESS;
  1027. priv->staging_rxon.filter_flags = RXON_FILTER_ACCEPT_GRP_MSK;
  1028. break;
  1029. case NL80211_IFTYPE_ADHOC:
  1030. priv->staging_rxon.dev_type = RXON_DEV_TYPE_IBSS;
  1031. priv->staging_rxon.flags = RXON_FLG_SHORT_PREAMBLE_MSK;
  1032. priv->staging_rxon.filter_flags = RXON_FILTER_BCON_AWARE_MSK |
  1033. RXON_FILTER_ACCEPT_GRP_MSK;
  1034. break;
  1035. default:
  1036. IWL_ERR(priv, "Unsupported interface type %d\n", mode);
  1037. break;
  1038. }
  1039. #if 0
  1040. /* TODO: Figure out when short_preamble would be set and cache from
  1041. * that */
  1042. if (!hw_to_local(priv->hw)->short_preamble)
  1043. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1044. else
  1045. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1046. #endif
  1047. ch_info = iwl_get_channel_info(priv, priv->band,
  1048. le16_to_cpu(priv->active_rxon.channel));
  1049. if (!ch_info)
  1050. ch_info = &priv->channel_info[0];
  1051. priv->staging_rxon.channel = cpu_to_le16(ch_info->channel);
  1052. priv->band = ch_info->band;
  1053. iwl_set_flags_for_band(priv, priv->band);
  1054. priv->staging_rxon.ofdm_basic_rates =
  1055. (IWL_OFDM_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1056. priv->staging_rxon.cck_basic_rates =
  1057. (IWL_CCK_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1058. /* clear both MIX and PURE40 mode flag */
  1059. priv->staging_rxon.flags &= ~(RXON_FLG_CHANNEL_MODE_MIXED |
  1060. RXON_FLG_CHANNEL_MODE_PURE_40);
  1061. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1062. memcpy(priv->staging_rxon.wlap_bssid_addr, priv->mac_addr, ETH_ALEN);
  1063. priv->staging_rxon.ofdm_ht_single_stream_basic_rates = 0xff;
  1064. priv->staging_rxon.ofdm_ht_dual_stream_basic_rates = 0xff;
  1065. priv->staging_rxon.ofdm_ht_triple_stream_basic_rates = 0xff;
  1066. }
  1067. EXPORT_SYMBOL(iwl_connection_init_rx_config);
  1068. static void iwl_set_rate(struct iwl_priv *priv)
  1069. {
  1070. const struct ieee80211_supported_band *hw = NULL;
  1071. struct ieee80211_rate *rate;
  1072. int i;
  1073. hw = iwl_get_hw_mode(priv, priv->band);
  1074. if (!hw) {
  1075. IWL_ERR(priv, "Failed to set rate: unable to get hw mode\n");
  1076. return;
  1077. }
  1078. priv->active_rate = 0;
  1079. for (i = 0; i < hw->n_bitrates; i++) {
  1080. rate = &(hw->bitrates[i]);
  1081. if (rate->hw_value < IWL_RATE_COUNT_LEGACY)
  1082. priv->active_rate |= (1 << rate->hw_value);
  1083. }
  1084. IWL_DEBUG_RATE(priv, "Set active_rate = %0x\n", priv->active_rate);
  1085. priv->staging_rxon.cck_basic_rates =
  1086. (IWL_CCK_BASIC_RATES_MASK >> IWL_FIRST_CCK_RATE) & 0xF;
  1087. priv->staging_rxon.ofdm_basic_rates =
  1088. (IWL_OFDM_BASIC_RATES_MASK >> IWL_FIRST_OFDM_RATE) & 0xFF;
  1089. }
  1090. void iwl_rx_csa(struct iwl_priv *priv, struct iwl_rx_mem_buffer *rxb)
  1091. {
  1092. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1093. struct iwl_rxon_cmd *rxon = (void *)&priv->active_rxon;
  1094. struct iwl_csa_notification *csa = &(pkt->u.csa_notif);
  1095. if (priv->switch_rxon.switch_in_progress) {
  1096. if (!le32_to_cpu(csa->status) &&
  1097. (csa->channel == priv->switch_rxon.channel)) {
  1098. rxon->channel = csa->channel;
  1099. priv->staging_rxon.channel = csa->channel;
  1100. IWL_DEBUG_11H(priv, "CSA notif: channel %d\n",
  1101. le16_to_cpu(csa->channel));
  1102. } else
  1103. IWL_ERR(priv, "CSA notif (fail) : channel %d\n",
  1104. le16_to_cpu(csa->channel));
  1105. priv->switch_rxon.switch_in_progress = false;
  1106. }
  1107. }
  1108. EXPORT_SYMBOL(iwl_rx_csa);
  1109. #ifdef CONFIG_IWLWIFI_DEBUG
  1110. void iwl_print_rx_config_cmd(struct iwl_priv *priv)
  1111. {
  1112. struct iwl_rxon_cmd *rxon = &priv->staging_rxon;
  1113. IWL_DEBUG_RADIO(priv, "RX CONFIG:\n");
  1114. iwl_print_hex_dump(priv, IWL_DL_RADIO, (u8 *) rxon, sizeof(*rxon));
  1115. IWL_DEBUG_RADIO(priv, "u16 channel: 0x%x\n", le16_to_cpu(rxon->channel));
  1116. IWL_DEBUG_RADIO(priv, "u32 flags: 0x%08X\n", le32_to_cpu(rxon->flags));
  1117. IWL_DEBUG_RADIO(priv, "u32 filter_flags: 0x%08x\n",
  1118. le32_to_cpu(rxon->filter_flags));
  1119. IWL_DEBUG_RADIO(priv, "u8 dev_type: 0x%x\n", rxon->dev_type);
  1120. IWL_DEBUG_RADIO(priv, "u8 ofdm_basic_rates: 0x%02x\n",
  1121. rxon->ofdm_basic_rates);
  1122. IWL_DEBUG_RADIO(priv, "u8 cck_basic_rates: 0x%02x\n", rxon->cck_basic_rates);
  1123. IWL_DEBUG_RADIO(priv, "u8[6] node_addr: %pM\n", rxon->node_addr);
  1124. IWL_DEBUG_RADIO(priv, "u8[6] bssid_addr: %pM\n", rxon->bssid_addr);
  1125. IWL_DEBUG_RADIO(priv, "u16 assoc_id: 0x%x\n", le16_to_cpu(rxon->assoc_id));
  1126. }
  1127. EXPORT_SYMBOL(iwl_print_rx_config_cmd);
  1128. #endif
  1129. /**
  1130. * iwl_irq_handle_error - called for HW or SW error interrupt from card
  1131. */
  1132. void iwl_irq_handle_error(struct iwl_priv *priv)
  1133. {
  1134. /* Set the FW error flag -- cleared on iwl_down */
  1135. set_bit(STATUS_FW_ERROR, &priv->status);
  1136. /* Cancel currently queued command. */
  1137. clear_bit(STATUS_HCMD_ACTIVE, &priv->status);
  1138. priv->cfg->ops->lib->dump_nic_error_log(priv);
  1139. if (priv->cfg->ops->lib->dump_csr)
  1140. priv->cfg->ops->lib->dump_csr(priv);
  1141. if (priv->cfg->ops->lib->dump_fh)
  1142. priv->cfg->ops->lib->dump_fh(priv, NULL, false);
  1143. priv->cfg->ops->lib->dump_nic_event_log(priv, false, NULL, false);
  1144. #ifdef CONFIG_IWLWIFI_DEBUG
  1145. if (iwl_get_debug_level(priv) & IWL_DL_FW_ERRORS)
  1146. iwl_print_rx_config_cmd(priv);
  1147. #endif
  1148. wake_up_interruptible(&priv->wait_command_queue);
  1149. /* Keep the restart process from trying to send host
  1150. * commands by clearing the INIT status bit */
  1151. clear_bit(STATUS_READY, &priv->status);
  1152. if (!test_bit(STATUS_EXIT_PENDING, &priv->status)) {
  1153. IWL_DEBUG(priv, IWL_DL_FW_ERRORS,
  1154. "Restarting adapter due to uCode error.\n");
  1155. if (priv->cfg->mod_params->restart_fw)
  1156. queue_work(priv->workqueue, &priv->restart);
  1157. }
  1158. }
  1159. EXPORT_SYMBOL(iwl_irq_handle_error);
  1160. static int iwl_apm_stop_master(struct iwl_priv *priv)
  1161. {
  1162. int ret = 0;
  1163. /* stop device's busmaster DMA activity */
  1164. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_STOP_MASTER);
  1165. ret = iwl_poll_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_MASTER_DISABLED,
  1166. CSR_RESET_REG_FLAG_MASTER_DISABLED, 100);
  1167. if (ret)
  1168. IWL_WARN(priv, "Master Disable Timed Out, 100 usec\n");
  1169. IWL_DEBUG_INFO(priv, "stop master\n");
  1170. return ret;
  1171. }
  1172. void iwl_apm_stop(struct iwl_priv *priv)
  1173. {
  1174. IWL_DEBUG_INFO(priv, "Stop card, put in low power state\n");
  1175. /* Stop device's DMA activity */
  1176. iwl_apm_stop_master(priv);
  1177. /* Reset the entire device */
  1178. iwl_set_bit(priv, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
  1179. udelay(10);
  1180. /*
  1181. * Clear "initialization complete" bit to move adapter from
  1182. * D0A* (powered-up Active) --> D0U* (Uninitialized) state.
  1183. */
  1184. iwl_clear_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  1185. }
  1186. EXPORT_SYMBOL(iwl_apm_stop);
  1187. /*
  1188. * Start up NIC's basic functionality after it has been reset
  1189. * (e.g. after platform boot, or shutdown via iwl_apm_stop())
  1190. * NOTE: This does not load uCode nor start the embedded processor
  1191. */
  1192. int iwl_apm_init(struct iwl_priv *priv)
  1193. {
  1194. int ret = 0;
  1195. u16 lctl;
  1196. IWL_DEBUG_INFO(priv, "Init card's basic functions\n");
  1197. /*
  1198. * Use "set_bit" below rather than "write", to preserve any hardware
  1199. * bits already set by default after reset.
  1200. */
  1201. /* Disable L0S exit timer (platform NMI Work/Around) */
  1202. iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  1203. CSR_GIO_CHICKEN_BITS_REG_BIT_DIS_L0S_EXIT_TIMER);
  1204. /*
  1205. * Disable L0s without affecting L1;
  1206. * don't wait for ICH L0s (ICH bug W/A)
  1207. */
  1208. iwl_set_bit(priv, CSR_GIO_CHICKEN_BITS,
  1209. CSR_GIO_CHICKEN_BITS_REG_BIT_L1A_NO_L0S_RX);
  1210. /* Set FH wait threshold to maximum (HW error during stress W/A) */
  1211. iwl_set_bit(priv, CSR_DBG_HPET_MEM_REG, CSR_DBG_HPET_MEM_REG_VAL);
  1212. /*
  1213. * Enable HAP INTA (interrupt from management bus) to
  1214. * wake device's PCI Express link L1a -> L0s
  1215. * NOTE: This is no-op for 3945 (non-existant bit)
  1216. */
  1217. iwl_set_bit(priv, CSR_HW_IF_CONFIG_REG,
  1218. CSR_HW_IF_CONFIG_REG_BIT_HAP_WAKE_L1A);
  1219. /*
  1220. * HW bug W/A for instability in PCIe bus L0->L0S->L1 transition.
  1221. * Check if BIOS (or OS) enabled L1-ASPM on this device.
  1222. * If so (likely), disable L0S, so device moves directly L0->L1;
  1223. * costs negligible amount of power savings.
  1224. * If not (unlikely), enable L0S, so there is at least some
  1225. * power savings, even without L1.
  1226. */
  1227. if (priv->cfg->set_l0s) {
  1228. lctl = iwl_pcie_link_ctl(priv);
  1229. if ((lctl & PCI_CFG_LINK_CTRL_VAL_L1_EN) ==
  1230. PCI_CFG_LINK_CTRL_VAL_L1_EN) {
  1231. /* L1-ASPM enabled; disable(!) L0S */
  1232. iwl_set_bit(priv, CSR_GIO_REG,
  1233. CSR_GIO_REG_VAL_L0S_ENABLED);
  1234. IWL_DEBUG_POWER(priv, "L1 Enabled; Disabling L0S\n");
  1235. } else {
  1236. /* L1-ASPM disabled; enable(!) L0S */
  1237. iwl_clear_bit(priv, CSR_GIO_REG,
  1238. CSR_GIO_REG_VAL_L0S_ENABLED);
  1239. IWL_DEBUG_POWER(priv, "L1 Disabled; Enabling L0S\n");
  1240. }
  1241. }
  1242. /* Configure analog phase-lock-loop before activating to D0A */
  1243. if (priv->cfg->pll_cfg_val)
  1244. iwl_set_bit(priv, CSR_ANA_PLL_CFG, priv->cfg->pll_cfg_val);
  1245. /*
  1246. * Set "initialization complete" bit to move adapter from
  1247. * D0U* --> D0A* (powered-up active) state.
  1248. */
  1249. iwl_set_bit(priv, CSR_GP_CNTRL, CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  1250. /*
  1251. * Wait for clock stabilization; once stabilized, access to
  1252. * device-internal resources is supported, e.g. iwl_write_prph()
  1253. * and accesses to uCode SRAM.
  1254. */
  1255. ret = iwl_poll_bit(priv, CSR_GP_CNTRL,
  1256. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
  1257. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY, 25000);
  1258. if (ret < 0) {
  1259. IWL_DEBUG_INFO(priv, "Failed to init the card\n");
  1260. goto out;
  1261. }
  1262. /*
  1263. * Enable DMA and BSM (if used) clocks, wait for them to stabilize.
  1264. * BSM (Boostrap State Machine) is only in 3945 and 4965;
  1265. * later devices (i.e. 5000 and later) have non-volatile SRAM,
  1266. * and don't need BSM to restore data after power-saving sleep.
  1267. *
  1268. * Write to "CLK_EN_REG"; "1" bits enable clocks, while "0" bits
  1269. * do not disable clocks. This preserves any hardware bits already
  1270. * set by default in "CLK_CTRL_REG" after reset.
  1271. */
  1272. if (priv->cfg->use_bsm)
  1273. iwl_write_prph(priv, APMG_CLK_EN_REG,
  1274. APMG_CLK_VAL_DMA_CLK_RQT | APMG_CLK_VAL_BSM_CLK_RQT);
  1275. else
  1276. iwl_write_prph(priv, APMG_CLK_EN_REG,
  1277. APMG_CLK_VAL_DMA_CLK_RQT);
  1278. udelay(20);
  1279. /* Disable L1-Active */
  1280. iwl_set_bits_prph(priv, APMG_PCIDEV_STT_REG,
  1281. APMG_PCIDEV_STT_VAL_L1_ACT_DIS);
  1282. out:
  1283. return ret;
  1284. }
  1285. EXPORT_SYMBOL(iwl_apm_init);
  1286. void iwl_configure_filter(struct ieee80211_hw *hw,
  1287. unsigned int changed_flags,
  1288. unsigned int *total_flags,
  1289. u64 multicast)
  1290. {
  1291. struct iwl_priv *priv = hw->priv;
  1292. __le32 *filter_flags = &priv->staging_rxon.filter_flags;
  1293. IWL_DEBUG_MAC80211(priv, "Enter: changed: 0x%x, total: 0x%x\n",
  1294. changed_flags, *total_flags);
  1295. if (changed_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS)) {
  1296. if (*total_flags & (FIF_OTHER_BSS | FIF_PROMISC_IN_BSS))
  1297. *filter_flags |= RXON_FILTER_PROMISC_MSK;
  1298. else
  1299. *filter_flags &= ~RXON_FILTER_PROMISC_MSK;
  1300. }
  1301. if (changed_flags & FIF_ALLMULTI) {
  1302. if (*total_flags & FIF_ALLMULTI)
  1303. *filter_flags |= RXON_FILTER_ACCEPT_GRP_MSK;
  1304. else
  1305. *filter_flags &= ~RXON_FILTER_ACCEPT_GRP_MSK;
  1306. }
  1307. if (changed_flags & FIF_CONTROL) {
  1308. if (*total_flags & FIF_CONTROL)
  1309. *filter_flags |= RXON_FILTER_CTL2HOST_MSK;
  1310. else
  1311. *filter_flags &= ~RXON_FILTER_CTL2HOST_MSK;
  1312. }
  1313. if (changed_flags & FIF_BCN_PRBRESP_PROMISC) {
  1314. if (*total_flags & FIF_BCN_PRBRESP_PROMISC)
  1315. *filter_flags |= RXON_FILTER_BCON_AWARE_MSK;
  1316. else
  1317. *filter_flags &= ~RXON_FILTER_BCON_AWARE_MSK;
  1318. }
  1319. /* We avoid iwl_commit_rxon here to commit the new filter flags
  1320. * since mac80211 will call ieee80211_hw_config immediately.
  1321. * (mc_list is not supported at this time). Otherwise, we need to
  1322. * queue a background iwl_commit_rxon work.
  1323. */
  1324. *total_flags &= FIF_OTHER_BSS | FIF_ALLMULTI | FIF_PROMISC_IN_BSS |
  1325. FIF_BCN_PRBRESP_PROMISC | FIF_CONTROL;
  1326. }
  1327. EXPORT_SYMBOL(iwl_configure_filter);
  1328. int iwl_set_hw_params(struct iwl_priv *priv)
  1329. {
  1330. priv->hw_params.max_rxq_size = RX_QUEUE_SIZE;
  1331. priv->hw_params.max_rxq_log = RX_QUEUE_SIZE_LOG;
  1332. if (priv->cfg->mod_params->amsdu_size_8K)
  1333. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_8K);
  1334. else
  1335. priv->hw_params.rx_page_order = get_order(IWL_RX_BUF_SIZE_4K);
  1336. priv->hw_params.max_beacon_itrvl = IWL_MAX_UCODE_BEACON_INTERVAL;
  1337. if (priv->cfg->mod_params->disable_11n)
  1338. priv->cfg->sku &= ~IWL_SKU_N;
  1339. /* Device-specific setup */
  1340. return priv->cfg->ops->lib->set_hw_params(priv);
  1341. }
  1342. EXPORT_SYMBOL(iwl_set_hw_params);
  1343. int iwl_set_tx_power(struct iwl_priv *priv, s8 tx_power, bool force)
  1344. {
  1345. int ret = 0;
  1346. s8 prev_tx_power = priv->tx_power_user_lmt;
  1347. if (tx_power < IWL_TX_POWER_TARGET_POWER_MIN) {
  1348. IWL_WARN(priv, "Requested user TXPOWER %d below lower limit %d.\n",
  1349. tx_power,
  1350. IWL_TX_POWER_TARGET_POWER_MIN);
  1351. return -EINVAL;
  1352. }
  1353. if (tx_power > priv->tx_power_device_lmt) {
  1354. IWL_WARN(priv,
  1355. "Requested user TXPOWER %d above upper limit %d.\n",
  1356. tx_power, priv->tx_power_device_lmt);
  1357. return -EINVAL;
  1358. }
  1359. if (priv->tx_power_user_lmt != tx_power)
  1360. force = true;
  1361. /* if nic is not up don't send command */
  1362. if (iwl_is_ready_rf(priv)) {
  1363. priv->tx_power_user_lmt = tx_power;
  1364. if (force && priv->cfg->ops->lib->send_tx_power)
  1365. ret = priv->cfg->ops->lib->send_tx_power(priv);
  1366. else if (!priv->cfg->ops->lib->send_tx_power)
  1367. ret = -EOPNOTSUPP;
  1368. /*
  1369. * if fail to set tx_power, restore the orig. tx power
  1370. */
  1371. if (ret)
  1372. priv->tx_power_user_lmt = prev_tx_power;
  1373. }
  1374. /*
  1375. * Even this is an async host command, the command
  1376. * will always report success from uCode
  1377. * So once driver can placing the command into the queue
  1378. * successfully, driver can use priv->tx_power_user_lmt
  1379. * to reflect the current tx power
  1380. */
  1381. return ret;
  1382. }
  1383. EXPORT_SYMBOL(iwl_set_tx_power);
  1384. irqreturn_t iwl_isr_legacy(int irq, void *data)
  1385. {
  1386. struct iwl_priv *priv = data;
  1387. u32 inta, inta_mask;
  1388. u32 inta_fh;
  1389. if (!priv)
  1390. return IRQ_NONE;
  1391. spin_lock(&priv->lock);
  1392. /* Disable (but don't clear!) interrupts here to avoid
  1393. * back-to-back ISRs and sporadic interrupts from our NIC.
  1394. * If we have something to service, the tasklet will re-enable ints.
  1395. * If we *don't* have something, we'll re-enable before leaving here. */
  1396. inta_mask = iwl_read32(priv, CSR_INT_MASK); /* just for debug */
  1397. iwl_write32(priv, CSR_INT_MASK, 0x00000000);
  1398. /* Discover which interrupts are active/pending */
  1399. inta = iwl_read32(priv, CSR_INT);
  1400. inta_fh = iwl_read32(priv, CSR_FH_INT_STATUS);
  1401. /* Ignore interrupt if there's nothing in NIC to service.
  1402. * This may be due to IRQ shared with another device,
  1403. * or due to sporadic interrupts thrown from our NIC. */
  1404. if (!inta && !inta_fh) {
  1405. IWL_DEBUG_ISR(priv, "Ignore interrupt, inta == 0, inta_fh == 0\n");
  1406. goto none;
  1407. }
  1408. if ((inta == 0xFFFFFFFF) || ((inta & 0xFFFFFFF0) == 0xa5a5a5a0)) {
  1409. /* Hardware disappeared. It might have already raised
  1410. * an interrupt */
  1411. IWL_WARN(priv, "HARDWARE GONE?? INTA == 0x%08x\n", inta);
  1412. goto unplugged;
  1413. }
  1414. IWL_DEBUG_ISR(priv, "ISR inta 0x%08x, enabled 0x%08x, fh 0x%08x\n",
  1415. inta, inta_mask, inta_fh);
  1416. inta &= ~CSR_INT_BIT_SCD;
  1417. /* iwl_irq_tasklet() will service interrupts and re-enable them */
  1418. if (likely(inta || inta_fh))
  1419. tasklet_schedule(&priv->irq_tasklet);
  1420. unplugged:
  1421. spin_unlock(&priv->lock);
  1422. return IRQ_HANDLED;
  1423. none:
  1424. /* re-enable interrupts here since we don't have anything to service. */
  1425. /* only Re-enable if diabled by irq */
  1426. if (test_bit(STATUS_INT_ENABLED, &priv->status))
  1427. iwl_enable_interrupts(priv);
  1428. spin_unlock(&priv->lock);
  1429. return IRQ_NONE;
  1430. }
  1431. EXPORT_SYMBOL(iwl_isr_legacy);
  1432. int iwl_send_bt_config(struct iwl_priv *priv)
  1433. {
  1434. struct iwl_bt_cmd bt_cmd = {
  1435. .lead_time = BT_LEAD_TIME_DEF,
  1436. .max_kill = BT_MAX_KILL_DEF,
  1437. .kill_ack_mask = 0,
  1438. .kill_cts_mask = 0,
  1439. };
  1440. if (!bt_coex_active)
  1441. bt_cmd.flags = BT_COEX_DISABLE;
  1442. else
  1443. bt_cmd.flags = BT_COEX_ENABLE;
  1444. IWL_DEBUG_INFO(priv, "BT coex %s\n",
  1445. (bt_cmd.flags == BT_COEX_DISABLE) ? "disable" : "active");
  1446. return iwl_send_cmd_pdu(priv, REPLY_BT_CONFIG,
  1447. sizeof(struct iwl_bt_cmd), &bt_cmd);
  1448. }
  1449. EXPORT_SYMBOL(iwl_send_bt_config);
  1450. int iwl_send_statistics_request(struct iwl_priv *priv, u8 flags, bool clear)
  1451. {
  1452. struct iwl_statistics_cmd statistics_cmd = {
  1453. .configuration_flags =
  1454. clear ? IWL_STATS_CONF_CLEAR_STATS : 0,
  1455. };
  1456. if (flags & CMD_ASYNC)
  1457. return iwl_send_cmd_pdu_async(priv, REPLY_STATISTICS_CMD,
  1458. sizeof(struct iwl_statistics_cmd),
  1459. &statistics_cmd, NULL);
  1460. else
  1461. return iwl_send_cmd_pdu(priv, REPLY_STATISTICS_CMD,
  1462. sizeof(struct iwl_statistics_cmd),
  1463. &statistics_cmd);
  1464. }
  1465. EXPORT_SYMBOL(iwl_send_statistics_request);
  1466. /**
  1467. * iwl_verify_inst_sparse - verify runtime uCode image in card vs. host,
  1468. * using sample data 100 bytes apart. If these sample points are good,
  1469. * it's a pretty good bet that everything between them is good, too.
  1470. */
  1471. static int iwlcore_verify_inst_sparse(struct iwl_priv *priv, __le32 *image, u32 len)
  1472. {
  1473. u32 val;
  1474. int ret = 0;
  1475. u32 errcnt = 0;
  1476. u32 i;
  1477. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1478. for (i = 0; i < len; i += 100, image += 100/sizeof(u32)) {
  1479. /* read data comes through single port, auto-incr addr */
  1480. /* NOTE: Use the debugless read so we don't flood kernel log
  1481. * if IWL_DL_IO is set */
  1482. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1483. i + IWL49_RTC_INST_LOWER_BOUND);
  1484. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1485. if (val != le32_to_cpu(*image)) {
  1486. ret = -EIO;
  1487. errcnt++;
  1488. if (errcnt >= 3)
  1489. break;
  1490. }
  1491. }
  1492. return ret;
  1493. }
  1494. /**
  1495. * iwlcore_verify_inst_full - verify runtime uCode image in card vs. host,
  1496. * looking at all data.
  1497. */
  1498. static int iwl_verify_inst_full(struct iwl_priv *priv, __le32 *image,
  1499. u32 len)
  1500. {
  1501. u32 val;
  1502. u32 save_len = len;
  1503. int ret = 0;
  1504. u32 errcnt;
  1505. IWL_DEBUG_INFO(priv, "ucode inst image size is %u\n", len);
  1506. iwl_write_direct32(priv, HBUS_TARG_MEM_RADDR,
  1507. IWL49_RTC_INST_LOWER_BOUND);
  1508. errcnt = 0;
  1509. for (; len > 0; len -= sizeof(u32), image++) {
  1510. /* read data comes through single port, auto-incr addr */
  1511. /* NOTE: Use the debugless read so we don't flood kernel log
  1512. * if IWL_DL_IO is set */
  1513. val = _iwl_read_direct32(priv, HBUS_TARG_MEM_RDAT);
  1514. if (val != le32_to_cpu(*image)) {
  1515. IWL_ERR(priv, "uCode INST section is invalid at "
  1516. "offset 0x%x, is 0x%x, s/b 0x%x\n",
  1517. save_len - len, val, le32_to_cpu(*image));
  1518. ret = -EIO;
  1519. errcnt++;
  1520. if (errcnt >= 20)
  1521. break;
  1522. }
  1523. }
  1524. if (!errcnt)
  1525. IWL_DEBUG_INFO(priv,
  1526. "ucode image in INSTRUCTION memory is good\n");
  1527. return ret;
  1528. }
  1529. /**
  1530. * iwl_verify_ucode - determine which instruction image is in SRAM,
  1531. * and verify its contents
  1532. */
  1533. int iwl_verify_ucode(struct iwl_priv *priv)
  1534. {
  1535. __le32 *image;
  1536. u32 len;
  1537. int ret;
  1538. /* Try bootstrap */
  1539. image = (__le32 *)priv->ucode_boot.v_addr;
  1540. len = priv->ucode_boot.len;
  1541. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1542. if (!ret) {
  1543. IWL_DEBUG_INFO(priv, "Bootstrap uCode is good in inst SRAM\n");
  1544. return 0;
  1545. }
  1546. /* Try initialize */
  1547. image = (__le32 *)priv->ucode_init.v_addr;
  1548. len = priv->ucode_init.len;
  1549. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1550. if (!ret) {
  1551. IWL_DEBUG_INFO(priv, "Initialize uCode is good in inst SRAM\n");
  1552. return 0;
  1553. }
  1554. /* Try runtime/protocol */
  1555. image = (__le32 *)priv->ucode_code.v_addr;
  1556. len = priv->ucode_code.len;
  1557. ret = iwlcore_verify_inst_sparse(priv, image, len);
  1558. if (!ret) {
  1559. IWL_DEBUG_INFO(priv, "Runtime uCode is good in inst SRAM\n");
  1560. return 0;
  1561. }
  1562. IWL_ERR(priv, "NO VALID UCODE IMAGE IN INSTRUCTION SRAM!!\n");
  1563. /* Since nothing seems to match, show first several data entries in
  1564. * instruction SRAM, so maybe visual inspection will give a clue.
  1565. * Selection of bootstrap image (vs. other images) is arbitrary. */
  1566. image = (__le32 *)priv->ucode_boot.v_addr;
  1567. len = priv->ucode_boot.len;
  1568. ret = iwl_verify_inst_full(priv, image, len);
  1569. return ret;
  1570. }
  1571. EXPORT_SYMBOL(iwl_verify_ucode);
  1572. void iwl_rf_kill_ct_config(struct iwl_priv *priv)
  1573. {
  1574. struct iwl_ct_kill_config cmd;
  1575. struct iwl_ct_kill_throttling_config adv_cmd;
  1576. unsigned long flags;
  1577. int ret = 0;
  1578. spin_lock_irqsave(&priv->lock, flags);
  1579. iwl_write32(priv, CSR_UCODE_DRV_GP1_CLR,
  1580. CSR_UCODE_DRV_GP1_REG_BIT_CT_KILL_EXIT);
  1581. spin_unlock_irqrestore(&priv->lock, flags);
  1582. priv->thermal_throttle.ct_kill_toggle = false;
  1583. if (priv->cfg->support_ct_kill_exit) {
  1584. adv_cmd.critical_temperature_enter =
  1585. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1586. adv_cmd.critical_temperature_exit =
  1587. cpu_to_le32(priv->hw_params.ct_kill_exit_threshold);
  1588. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1589. sizeof(adv_cmd), &adv_cmd);
  1590. if (ret)
  1591. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1592. else
  1593. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1594. "succeeded, "
  1595. "critical temperature enter is %d,"
  1596. "exit is %d\n",
  1597. priv->hw_params.ct_kill_threshold,
  1598. priv->hw_params.ct_kill_exit_threshold);
  1599. } else {
  1600. cmd.critical_temperature_R =
  1601. cpu_to_le32(priv->hw_params.ct_kill_threshold);
  1602. ret = iwl_send_cmd_pdu(priv, REPLY_CT_KILL_CONFIG_CMD,
  1603. sizeof(cmd), &cmd);
  1604. if (ret)
  1605. IWL_ERR(priv, "REPLY_CT_KILL_CONFIG_CMD failed\n");
  1606. else
  1607. IWL_DEBUG_INFO(priv, "REPLY_CT_KILL_CONFIG_CMD "
  1608. "succeeded, "
  1609. "critical temperature is %d\n",
  1610. priv->hw_params.ct_kill_threshold);
  1611. }
  1612. }
  1613. EXPORT_SYMBOL(iwl_rf_kill_ct_config);
  1614. /*
  1615. * CARD_STATE_CMD
  1616. *
  1617. * Use: Sets the device's internal card state to enable, disable, or halt
  1618. *
  1619. * When in the 'enable' state the card operates as normal.
  1620. * When in the 'disable' state, the card enters into a low power mode.
  1621. * When in the 'halt' state, the card is shut down and must be fully
  1622. * restarted to come back on.
  1623. */
  1624. int iwl_send_card_state(struct iwl_priv *priv, u32 flags, u8 meta_flag)
  1625. {
  1626. struct iwl_host_cmd cmd = {
  1627. .id = REPLY_CARD_STATE_CMD,
  1628. .len = sizeof(u32),
  1629. .data = &flags,
  1630. .flags = meta_flag,
  1631. };
  1632. return iwl_send_cmd(priv, &cmd);
  1633. }
  1634. void iwl_rx_pm_sleep_notif(struct iwl_priv *priv,
  1635. struct iwl_rx_mem_buffer *rxb)
  1636. {
  1637. #ifdef CONFIG_IWLWIFI_DEBUG
  1638. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1639. struct iwl_sleep_notification *sleep = &(pkt->u.sleep_notif);
  1640. IWL_DEBUG_RX(priv, "sleep mode: %d, src: %d\n",
  1641. sleep->pm_sleep_mode, sleep->pm_wakeup_src);
  1642. #endif
  1643. }
  1644. EXPORT_SYMBOL(iwl_rx_pm_sleep_notif);
  1645. void iwl_rx_pm_debug_statistics_notif(struct iwl_priv *priv,
  1646. struct iwl_rx_mem_buffer *rxb)
  1647. {
  1648. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1649. u32 len = le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK;
  1650. IWL_DEBUG_RADIO(priv, "Dumping %d bytes of unhandled "
  1651. "notification for %s:\n", len,
  1652. get_cmd_string(pkt->hdr.cmd));
  1653. iwl_print_hex_dump(priv, IWL_DL_RADIO, pkt->u.raw, len);
  1654. }
  1655. EXPORT_SYMBOL(iwl_rx_pm_debug_statistics_notif);
  1656. void iwl_rx_reply_error(struct iwl_priv *priv,
  1657. struct iwl_rx_mem_buffer *rxb)
  1658. {
  1659. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  1660. IWL_ERR(priv, "Error Reply type 0x%08X cmd %s (0x%02X) "
  1661. "seq 0x%04X ser 0x%08X\n",
  1662. le32_to_cpu(pkt->u.err_resp.error_type),
  1663. get_cmd_string(pkt->u.err_resp.cmd_id),
  1664. pkt->u.err_resp.cmd_id,
  1665. le16_to_cpu(pkt->u.err_resp.bad_cmd_seq_num),
  1666. le32_to_cpu(pkt->u.err_resp.error_info));
  1667. }
  1668. EXPORT_SYMBOL(iwl_rx_reply_error);
  1669. void iwl_clear_isr_stats(struct iwl_priv *priv)
  1670. {
  1671. memset(&priv->isr_stats, 0, sizeof(priv->isr_stats));
  1672. }
  1673. int iwl_mac_conf_tx(struct ieee80211_hw *hw, u16 queue,
  1674. const struct ieee80211_tx_queue_params *params)
  1675. {
  1676. struct iwl_priv *priv = hw->priv;
  1677. unsigned long flags;
  1678. int q;
  1679. IWL_DEBUG_MAC80211(priv, "enter\n");
  1680. if (!iwl_is_ready_rf(priv)) {
  1681. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1682. return -EIO;
  1683. }
  1684. if (queue >= AC_NUM) {
  1685. IWL_DEBUG_MAC80211(priv, "leave - queue >= AC_NUM %d\n", queue);
  1686. return 0;
  1687. }
  1688. q = AC_NUM - 1 - queue;
  1689. spin_lock_irqsave(&priv->lock, flags);
  1690. priv->qos_data.def_qos_parm.ac[q].cw_min = cpu_to_le16(params->cw_min);
  1691. priv->qos_data.def_qos_parm.ac[q].cw_max = cpu_to_le16(params->cw_max);
  1692. priv->qos_data.def_qos_parm.ac[q].aifsn = params->aifs;
  1693. priv->qos_data.def_qos_parm.ac[q].edca_txop =
  1694. cpu_to_le16((params->txop * 32));
  1695. priv->qos_data.def_qos_parm.ac[q].reserved1 = 0;
  1696. priv->qos_data.qos_active = 1;
  1697. if (priv->iw_mode == NL80211_IFTYPE_AP)
  1698. iwl_activate_qos(priv, 1);
  1699. else if (priv->assoc_id && iwl_is_associated(priv))
  1700. iwl_activate_qos(priv, 0);
  1701. spin_unlock_irqrestore(&priv->lock, flags);
  1702. IWL_DEBUG_MAC80211(priv, "leave\n");
  1703. return 0;
  1704. }
  1705. EXPORT_SYMBOL(iwl_mac_conf_tx);
  1706. static void iwl_ht_conf(struct iwl_priv *priv,
  1707. struct ieee80211_bss_conf *bss_conf)
  1708. {
  1709. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  1710. struct ieee80211_sta *sta;
  1711. IWL_DEBUG_MAC80211(priv, "enter: \n");
  1712. if (!ht_conf->is_ht)
  1713. return;
  1714. ht_conf->ht_protection =
  1715. bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_PROTECTION;
  1716. ht_conf->non_GF_STA_present =
  1717. !!(bss_conf->ht_operation_mode & IEEE80211_HT_OP_MODE_NON_GF_STA_PRSNT);
  1718. ht_conf->single_chain_sufficient = false;
  1719. switch (priv->iw_mode) {
  1720. case NL80211_IFTYPE_STATION:
  1721. rcu_read_lock();
  1722. sta = ieee80211_find_sta(priv->vif, priv->bssid);
  1723. if (sta) {
  1724. struct ieee80211_sta_ht_cap *ht_cap = &sta->ht_cap;
  1725. int maxstreams;
  1726. maxstreams = (ht_cap->mcs.tx_params &
  1727. IEEE80211_HT_MCS_TX_MAX_STREAMS_MASK)
  1728. >> IEEE80211_HT_MCS_TX_MAX_STREAMS_SHIFT;
  1729. maxstreams += 1;
  1730. if ((ht_cap->mcs.rx_mask[1] == 0) &&
  1731. (ht_cap->mcs.rx_mask[2] == 0))
  1732. ht_conf->single_chain_sufficient = true;
  1733. if (maxstreams <= 1)
  1734. ht_conf->single_chain_sufficient = true;
  1735. } else {
  1736. /*
  1737. * If at all, this can only happen through a race
  1738. * when the AP disconnects us while we're still
  1739. * setting up the connection, in that case mac80211
  1740. * will soon tell us about that.
  1741. */
  1742. ht_conf->single_chain_sufficient = true;
  1743. }
  1744. rcu_read_unlock();
  1745. break;
  1746. case NL80211_IFTYPE_ADHOC:
  1747. ht_conf->single_chain_sufficient = true;
  1748. break;
  1749. default:
  1750. break;
  1751. }
  1752. IWL_DEBUG_MAC80211(priv, "leave\n");
  1753. }
  1754. static inline void iwl_set_no_assoc(struct iwl_priv *priv)
  1755. {
  1756. priv->assoc_id = 0;
  1757. iwl_led_disassociate(priv);
  1758. /*
  1759. * inform the ucode that there is no longer an
  1760. * association and that no more packets should be
  1761. * sent
  1762. */
  1763. priv->staging_rxon.filter_flags &=
  1764. ~RXON_FILTER_ASSOC_MSK;
  1765. priv->staging_rxon.assoc_id = 0;
  1766. iwlcore_commit_rxon(priv);
  1767. }
  1768. #define IWL_DELAY_NEXT_SCAN_AFTER_ASSOC (HZ*6)
  1769. void iwl_bss_info_changed(struct ieee80211_hw *hw,
  1770. struct ieee80211_vif *vif,
  1771. struct ieee80211_bss_conf *bss_conf,
  1772. u32 changes)
  1773. {
  1774. struct iwl_priv *priv = hw->priv;
  1775. int ret;
  1776. IWL_DEBUG_MAC80211(priv, "changes = 0x%X\n", changes);
  1777. if (!iwl_is_alive(priv))
  1778. return;
  1779. mutex_lock(&priv->mutex);
  1780. if (changes & BSS_CHANGED_BEACON &&
  1781. priv->iw_mode == NL80211_IFTYPE_AP) {
  1782. dev_kfree_skb(priv->ibss_beacon);
  1783. priv->ibss_beacon = ieee80211_beacon_get(hw, vif);
  1784. }
  1785. if (changes & BSS_CHANGED_BEACON_INT) {
  1786. priv->beacon_int = bss_conf->beacon_int;
  1787. /* TODO: in AP mode, do something to make this take effect */
  1788. }
  1789. if (changes & BSS_CHANGED_BSSID) {
  1790. IWL_DEBUG_MAC80211(priv, "BSSID %pM\n", bss_conf->bssid);
  1791. /*
  1792. * If there is currently a HW scan going on in the
  1793. * background then we need to cancel it else the RXON
  1794. * below/in post_associate will fail.
  1795. */
  1796. if (iwl_scan_cancel_timeout(priv, 100)) {
  1797. IWL_WARN(priv, "Aborted scan still in progress after 100ms\n");
  1798. IWL_DEBUG_MAC80211(priv, "leaving - scan abort failed.\n");
  1799. mutex_unlock(&priv->mutex);
  1800. return;
  1801. }
  1802. /* mac80211 only sets assoc when in STATION mode */
  1803. if (priv->iw_mode == NL80211_IFTYPE_ADHOC ||
  1804. bss_conf->assoc) {
  1805. memcpy(priv->staging_rxon.bssid_addr,
  1806. bss_conf->bssid, ETH_ALEN);
  1807. /* currently needed in a few places */
  1808. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  1809. } else {
  1810. priv->staging_rxon.filter_flags &=
  1811. ~RXON_FILTER_ASSOC_MSK;
  1812. }
  1813. }
  1814. /*
  1815. * This needs to be after setting the BSSID in case
  1816. * mac80211 decides to do both changes at once because
  1817. * it will invoke post_associate.
  1818. */
  1819. if (priv->iw_mode == NL80211_IFTYPE_ADHOC &&
  1820. changes & BSS_CHANGED_BEACON) {
  1821. struct sk_buff *beacon = ieee80211_beacon_get(hw, vif);
  1822. if (beacon)
  1823. iwl_mac_beacon_update(hw, beacon);
  1824. }
  1825. if (changes & BSS_CHANGED_ERP_PREAMBLE) {
  1826. IWL_DEBUG_MAC80211(priv, "ERP_PREAMBLE %d\n",
  1827. bss_conf->use_short_preamble);
  1828. if (bss_conf->use_short_preamble)
  1829. priv->staging_rxon.flags |= RXON_FLG_SHORT_PREAMBLE_MSK;
  1830. else
  1831. priv->staging_rxon.flags &= ~RXON_FLG_SHORT_PREAMBLE_MSK;
  1832. }
  1833. if (changes & BSS_CHANGED_ERP_CTS_PROT) {
  1834. IWL_DEBUG_MAC80211(priv, "ERP_CTS %d\n", bss_conf->use_cts_prot);
  1835. if (bss_conf->use_cts_prot && (priv->band != IEEE80211_BAND_5GHZ))
  1836. priv->staging_rxon.flags |= RXON_FLG_TGG_PROTECT_MSK;
  1837. else
  1838. priv->staging_rxon.flags &= ~RXON_FLG_TGG_PROTECT_MSK;
  1839. }
  1840. if (changes & BSS_CHANGED_BASIC_RATES) {
  1841. /* XXX use this information
  1842. *
  1843. * To do that, remove code from iwl_set_rate() and put something
  1844. * like this here:
  1845. *
  1846. if (A-band)
  1847. priv->staging_rxon.ofdm_basic_rates =
  1848. bss_conf->basic_rates;
  1849. else
  1850. priv->staging_rxon.ofdm_basic_rates =
  1851. bss_conf->basic_rates >> 4;
  1852. priv->staging_rxon.cck_basic_rates =
  1853. bss_conf->basic_rates & 0xF;
  1854. */
  1855. }
  1856. if (changes & BSS_CHANGED_HT) {
  1857. iwl_ht_conf(priv, bss_conf);
  1858. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1859. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1860. }
  1861. if (changes & BSS_CHANGED_ASSOC) {
  1862. IWL_DEBUG_MAC80211(priv, "ASSOC %d\n", bss_conf->assoc);
  1863. if (bss_conf->assoc) {
  1864. priv->assoc_id = bss_conf->aid;
  1865. priv->beacon_int = bss_conf->beacon_int;
  1866. priv->timestamp = bss_conf->timestamp;
  1867. priv->assoc_capability = bss_conf->assoc_capability;
  1868. iwl_led_associate(priv);
  1869. /*
  1870. * We have just associated, don't start scan too early
  1871. * leave time for EAPOL exchange to complete.
  1872. *
  1873. * XXX: do this in mac80211
  1874. */
  1875. priv->next_scan_jiffies = jiffies +
  1876. IWL_DELAY_NEXT_SCAN_AFTER_ASSOC;
  1877. if (!iwl_is_rfkill(priv))
  1878. priv->cfg->ops->lib->post_associate(priv);
  1879. } else
  1880. iwl_set_no_assoc(priv);
  1881. }
  1882. if (changes && iwl_is_associated(priv) && priv->assoc_id) {
  1883. IWL_DEBUG_MAC80211(priv, "Changes (%#x) while associated\n",
  1884. changes);
  1885. ret = iwl_send_rxon_assoc(priv);
  1886. if (!ret) {
  1887. /* Sync active_rxon with latest change. */
  1888. memcpy((void *)&priv->active_rxon,
  1889. &priv->staging_rxon,
  1890. sizeof(struct iwl_rxon_cmd));
  1891. }
  1892. }
  1893. if (changes & BSS_CHANGED_BEACON_ENABLED) {
  1894. if (vif->bss_conf.enable_beacon) {
  1895. memcpy(priv->staging_rxon.bssid_addr,
  1896. bss_conf->bssid, ETH_ALEN);
  1897. memcpy(priv->bssid, bss_conf->bssid, ETH_ALEN);
  1898. iwlcore_config_ap(priv);
  1899. } else
  1900. iwl_set_no_assoc(priv);
  1901. }
  1902. mutex_unlock(&priv->mutex);
  1903. IWL_DEBUG_MAC80211(priv, "leave\n");
  1904. }
  1905. EXPORT_SYMBOL(iwl_bss_info_changed);
  1906. int iwl_mac_beacon_update(struct ieee80211_hw *hw, struct sk_buff *skb)
  1907. {
  1908. struct iwl_priv *priv = hw->priv;
  1909. unsigned long flags;
  1910. __le64 timestamp;
  1911. IWL_DEBUG_MAC80211(priv, "enter\n");
  1912. if (!iwl_is_ready_rf(priv)) {
  1913. IWL_DEBUG_MAC80211(priv, "leave - RF not ready\n");
  1914. return -EIO;
  1915. }
  1916. spin_lock_irqsave(&priv->lock, flags);
  1917. if (priv->ibss_beacon)
  1918. dev_kfree_skb(priv->ibss_beacon);
  1919. priv->ibss_beacon = skb;
  1920. priv->assoc_id = 0;
  1921. timestamp = ((struct ieee80211_mgmt *)skb->data)->u.beacon.timestamp;
  1922. priv->timestamp = le64_to_cpu(timestamp);
  1923. IWL_DEBUG_MAC80211(priv, "leave\n");
  1924. spin_unlock_irqrestore(&priv->lock, flags);
  1925. iwl_reset_qos(priv);
  1926. priv->cfg->ops->lib->post_associate(priv);
  1927. return 0;
  1928. }
  1929. EXPORT_SYMBOL(iwl_mac_beacon_update);
  1930. static int iwl_set_mode(struct iwl_priv *priv, struct ieee80211_vif *vif)
  1931. {
  1932. iwl_connection_init_rx_config(priv, vif->type);
  1933. if (priv->cfg->ops->hcmd->set_rxon_chain)
  1934. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  1935. memcpy(priv->staging_rxon.node_addr, priv->mac_addr, ETH_ALEN);
  1936. iwl_clear_stations_table(priv);
  1937. return iwlcore_commit_rxon(priv);
  1938. }
  1939. int iwl_mac_add_interface(struct ieee80211_hw *hw, struct ieee80211_vif *vif)
  1940. {
  1941. struct iwl_priv *priv = hw->priv;
  1942. int err = 0;
  1943. IWL_DEBUG_MAC80211(priv, "enter: type %d\n", vif->type);
  1944. mutex_lock(&priv->mutex);
  1945. if (WARN_ON(!iwl_is_ready_rf(priv))) {
  1946. err = -EINVAL;
  1947. goto out;
  1948. }
  1949. if (priv->vif) {
  1950. IWL_DEBUG_MAC80211(priv, "leave - vif != NULL\n");
  1951. err = -EOPNOTSUPP;
  1952. goto out;
  1953. }
  1954. priv->vif = vif;
  1955. priv->iw_mode = vif->type;
  1956. IWL_DEBUG_MAC80211(priv, "Set %pM\n", vif->addr);
  1957. memcpy(priv->mac_addr, vif->addr, ETH_ALEN);
  1958. err = iwl_set_mode(priv, vif);
  1959. if (err)
  1960. goto out_err;
  1961. goto out;
  1962. out_err:
  1963. priv->vif = NULL;
  1964. priv->iw_mode = NL80211_IFTYPE_STATION;
  1965. out:
  1966. mutex_unlock(&priv->mutex);
  1967. IWL_DEBUG_MAC80211(priv, "leave\n");
  1968. return err;
  1969. }
  1970. EXPORT_SYMBOL(iwl_mac_add_interface);
  1971. void iwl_mac_remove_interface(struct ieee80211_hw *hw,
  1972. struct ieee80211_vif *vif)
  1973. {
  1974. struct iwl_priv *priv = hw->priv;
  1975. IWL_DEBUG_MAC80211(priv, "enter\n");
  1976. mutex_lock(&priv->mutex);
  1977. if (iwl_is_ready_rf(priv)) {
  1978. iwl_scan_cancel_timeout(priv, 100);
  1979. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  1980. iwlcore_commit_rxon(priv);
  1981. }
  1982. if (priv->vif == vif) {
  1983. priv->vif = NULL;
  1984. memset(priv->bssid, 0, ETH_ALEN);
  1985. }
  1986. mutex_unlock(&priv->mutex);
  1987. IWL_DEBUG_MAC80211(priv, "leave\n");
  1988. }
  1989. EXPORT_SYMBOL(iwl_mac_remove_interface);
  1990. /**
  1991. * iwl_mac_config - mac80211 config callback
  1992. *
  1993. * We ignore conf->flags & IEEE80211_CONF_SHORT_SLOT_TIME since it seems to
  1994. * be set inappropriately and the driver currently sets the hardware up to
  1995. * use it whenever needed.
  1996. */
  1997. int iwl_mac_config(struct ieee80211_hw *hw, u32 changed)
  1998. {
  1999. struct iwl_priv *priv = hw->priv;
  2000. const struct iwl_channel_info *ch_info;
  2001. struct ieee80211_conf *conf = &hw->conf;
  2002. struct iwl_ht_config *ht_conf = &priv->current_ht_config;
  2003. unsigned long flags = 0;
  2004. int ret = 0;
  2005. u16 ch;
  2006. int scan_active = 0;
  2007. mutex_lock(&priv->mutex);
  2008. IWL_DEBUG_MAC80211(priv, "enter to channel %d changed 0x%X\n",
  2009. conf->channel->hw_value, changed);
  2010. if (unlikely(!priv->cfg->mod_params->disable_hw_scan &&
  2011. test_bit(STATUS_SCANNING, &priv->status))) {
  2012. scan_active = 1;
  2013. IWL_DEBUG_MAC80211(priv, "leave - scanning\n");
  2014. }
  2015. if (changed & (IEEE80211_CONF_CHANGE_SMPS |
  2016. IEEE80211_CONF_CHANGE_CHANNEL)) {
  2017. /* mac80211 uses static for non-HT which is what we want */
  2018. priv->current_ht_config.smps = conf->smps_mode;
  2019. /*
  2020. * Recalculate chain counts.
  2021. *
  2022. * If monitor mode is enabled then mac80211 will
  2023. * set up the SM PS mode to OFF if an HT channel is
  2024. * configured.
  2025. */
  2026. if (priv->cfg->ops->hcmd->set_rxon_chain)
  2027. priv->cfg->ops->hcmd->set_rxon_chain(priv);
  2028. }
  2029. /* during scanning mac80211 will delay channel setting until
  2030. * scan finish with changed = 0
  2031. */
  2032. if (!changed || (changed & IEEE80211_CONF_CHANGE_CHANNEL)) {
  2033. if (scan_active)
  2034. goto set_ch_out;
  2035. ch = ieee80211_frequency_to_channel(conf->channel->center_freq);
  2036. ch_info = iwl_get_channel_info(priv, conf->channel->band, ch);
  2037. if (!is_channel_valid(ch_info)) {
  2038. IWL_DEBUG_MAC80211(priv, "leave - invalid channel\n");
  2039. ret = -EINVAL;
  2040. goto set_ch_out;
  2041. }
  2042. spin_lock_irqsave(&priv->lock, flags);
  2043. /* Configure HT40 channels */
  2044. ht_conf->is_ht = conf_is_ht(conf);
  2045. if (ht_conf->is_ht) {
  2046. if (conf_is_ht40_minus(conf)) {
  2047. ht_conf->extension_chan_offset =
  2048. IEEE80211_HT_PARAM_CHA_SEC_BELOW;
  2049. ht_conf->is_40mhz = true;
  2050. } else if (conf_is_ht40_plus(conf)) {
  2051. ht_conf->extension_chan_offset =
  2052. IEEE80211_HT_PARAM_CHA_SEC_ABOVE;
  2053. ht_conf->is_40mhz = true;
  2054. } else {
  2055. ht_conf->extension_chan_offset =
  2056. IEEE80211_HT_PARAM_CHA_SEC_NONE;
  2057. ht_conf->is_40mhz = false;
  2058. }
  2059. } else
  2060. ht_conf->is_40mhz = false;
  2061. /* Default to no protection. Protection mode will later be set
  2062. * from BSS config in iwl_ht_conf */
  2063. ht_conf->ht_protection = IEEE80211_HT_OP_MODE_PROTECTION_NONE;
  2064. /* if we are switching from ht to 2.4 clear flags
  2065. * from any ht related info since 2.4 does not
  2066. * support ht */
  2067. if ((le16_to_cpu(priv->staging_rxon.channel) != ch))
  2068. priv->staging_rxon.flags = 0;
  2069. iwl_set_rxon_channel(priv, conf->channel);
  2070. iwl_set_rxon_ht(priv, ht_conf);
  2071. iwl_set_flags_for_band(priv, conf->channel->band);
  2072. spin_unlock_irqrestore(&priv->lock, flags);
  2073. if (iwl_is_associated(priv) &&
  2074. (le16_to_cpu(priv->active_rxon.channel) != ch) &&
  2075. priv->cfg->ops->lib->set_channel_switch) {
  2076. iwl_set_rate(priv);
  2077. /*
  2078. * at this point, staging_rxon has the
  2079. * configuration for channel switch
  2080. */
  2081. ret = priv->cfg->ops->lib->set_channel_switch(priv,
  2082. ch);
  2083. if (!ret) {
  2084. iwl_print_rx_config_cmd(priv);
  2085. goto out;
  2086. }
  2087. priv->switch_rxon.switch_in_progress = false;
  2088. }
  2089. set_ch_out:
  2090. /* The list of supported rates and rate mask can be different
  2091. * for each band; since the band may have changed, reset
  2092. * the rate mask to what mac80211 lists */
  2093. iwl_set_rate(priv);
  2094. }
  2095. if (changed & (IEEE80211_CONF_CHANGE_PS |
  2096. IEEE80211_CONF_CHANGE_IDLE)) {
  2097. ret = iwl_power_update_mode(priv, false);
  2098. if (ret)
  2099. IWL_DEBUG_MAC80211(priv, "Error setting sleep level\n");
  2100. }
  2101. if (changed & IEEE80211_CONF_CHANGE_POWER) {
  2102. IWL_DEBUG_MAC80211(priv, "TX Power old=%d new=%d\n",
  2103. priv->tx_power_user_lmt, conf->power_level);
  2104. iwl_set_tx_power(priv, conf->power_level, false);
  2105. }
  2106. if (!iwl_is_ready(priv)) {
  2107. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2108. goto out;
  2109. }
  2110. if (scan_active)
  2111. goto out;
  2112. if (memcmp(&priv->active_rxon,
  2113. &priv->staging_rxon, sizeof(priv->staging_rxon)))
  2114. iwlcore_commit_rxon(priv);
  2115. else
  2116. IWL_DEBUG_INFO(priv, "Not re-sending same RXON configuration.\n");
  2117. out:
  2118. IWL_DEBUG_MAC80211(priv, "leave\n");
  2119. mutex_unlock(&priv->mutex);
  2120. return ret;
  2121. }
  2122. EXPORT_SYMBOL(iwl_mac_config);
  2123. void iwl_mac_reset_tsf(struct ieee80211_hw *hw)
  2124. {
  2125. struct iwl_priv *priv = hw->priv;
  2126. unsigned long flags;
  2127. mutex_lock(&priv->mutex);
  2128. IWL_DEBUG_MAC80211(priv, "enter\n");
  2129. spin_lock_irqsave(&priv->lock, flags);
  2130. memset(&priv->current_ht_config, 0, sizeof(struct iwl_ht_config));
  2131. spin_unlock_irqrestore(&priv->lock, flags);
  2132. iwl_reset_qos(priv);
  2133. spin_lock_irqsave(&priv->lock, flags);
  2134. priv->assoc_id = 0;
  2135. priv->assoc_capability = 0;
  2136. priv->assoc_station_added = 0;
  2137. /* new association get rid of ibss beacon skb */
  2138. if (priv->ibss_beacon)
  2139. dev_kfree_skb(priv->ibss_beacon);
  2140. priv->ibss_beacon = NULL;
  2141. priv->beacon_int = priv->vif->bss_conf.beacon_int;
  2142. priv->timestamp = 0;
  2143. spin_unlock_irqrestore(&priv->lock, flags);
  2144. if (!iwl_is_ready_rf(priv)) {
  2145. IWL_DEBUG_MAC80211(priv, "leave - not ready\n");
  2146. mutex_unlock(&priv->mutex);
  2147. return;
  2148. }
  2149. /* we are restarting association process
  2150. * clear RXON_FILTER_ASSOC_MSK bit
  2151. */
  2152. iwl_scan_cancel_timeout(priv, 100);
  2153. priv->staging_rxon.filter_flags &= ~RXON_FILTER_ASSOC_MSK;
  2154. iwlcore_commit_rxon(priv);
  2155. iwl_set_rate(priv);
  2156. mutex_unlock(&priv->mutex);
  2157. IWL_DEBUG_MAC80211(priv, "leave\n");
  2158. }
  2159. EXPORT_SYMBOL(iwl_mac_reset_tsf);
  2160. int iwl_alloc_txq_mem(struct iwl_priv *priv)
  2161. {
  2162. if (!priv->txq)
  2163. priv->txq = kzalloc(
  2164. sizeof(struct iwl_tx_queue) * priv->cfg->num_of_queues,
  2165. GFP_KERNEL);
  2166. if (!priv->txq) {
  2167. IWL_ERR(priv, "Not enough memory for txq \n");
  2168. return -ENOMEM;
  2169. }
  2170. return 0;
  2171. }
  2172. EXPORT_SYMBOL(iwl_alloc_txq_mem);
  2173. void iwl_free_txq_mem(struct iwl_priv *priv)
  2174. {
  2175. kfree(priv->txq);
  2176. priv->txq = NULL;
  2177. }
  2178. EXPORT_SYMBOL(iwl_free_txq_mem);
  2179. int iwl_send_wimax_coex(struct iwl_priv *priv)
  2180. {
  2181. struct iwl_wimax_coex_cmd uninitialized_var(coex_cmd);
  2182. if (priv->cfg->support_wimax_coexist) {
  2183. /* UnMask wake up src at associated sleep */
  2184. coex_cmd.flags |= COEX_FLAGS_ASSOC_WA_UNMASK_MSK;
  2185. /* UnMask wake up src at unassociated sleep */
  2186. coex_cmd.flags |= COEX_FLAGS_UNASSOC_WA_UNMASK_MSK;
  2187. memcpy(coex_cmd.sta_prio, cu_priorities,
  2188. sizeof(struct iwl_wimax_coex_event_entry) *
  2189. COEX_NUM_OF_EVENTS);
  2190. /* enabling the coexistence feature */
  2191. coex_cmd.flags |= COEX_FLAGS_COEX_ENABLE_MSK;
  2192. /* enabling the priorities tables */
  2193. coex_cmd.flags |= COEX_FLAGS_STA_TABLE_VALID_MSK;
  2194. } else {
  2195. /* coexistence is disabled */
  2196. memset(&coex_cmd, 0, sizeof(coex_cmd));
  2197. }
  2198. return iwl_send_cmd_pdu(priv, COEX_PRIORITY_TABLE_CMD,
  2199. sizeof(coex_cmd), &coex_cmd);
  2200. }
  2201. EXPORT_SYMBOL(iwl_send_wimax_coex);
  2202. #ifdef CONFIG_IWLWIFI_DEBUGFS
  2203. #define IWL_TRAFFIC_DUMP_SIZE (IWL_TRAFFIC_ENTRY_SIZE * IWL_TRAFFIC_ENTRIES)
  2204. void iwl_reset_traffic_log(struct iwl_priv *priv)
  2205. {
  2206. priv->tx_traffic_idx = 0;
  2207. priv->rx_traffic_idx = 0;
  2208. if (priv->tx_traffic)
  2209. memset(priv->tx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  2210. if (priv->rx_traffic)
  2211. memset(priv->rx_traffic, 0, IWL_TRAFFIC_DUMP_SIZE);
  2212. }
  2213. int iwl_alloc_traffic_mem(struct iwl_priv *priv)
  2214. {
  2215. u32 traffic_size = IWL_TRAFFIC_DUMP_SIZE;
  2216. if (iwl_debug_level & IWL_DL_TX) {
  2217. if (!priv->tx_traffic) {
  2218. priv->tx_traffic =
  2219. kzalloc(traffic_size, GFP_KERNEL);
  2220. if (!priv->tx_traffic)
  2221. return -ENOMEM;
  2222. }
  2223. }
  2224. if (iwl_debug_level & IWL_DL_RX) {
  2225. if (!priv->rx_traffic) {
  2226. priv->rx_traffic =
  2227. kzalloc(traffic_size, GFP_KERNEL);
  2228. if (!priv->rx_traffic)
  2229. return -ENOMEM;
  2230. }
  2231. }
  2232. iwl_reset_traffic_log(priv);
  2233. return 0;
  2234. }
  2235. EXPORT_SYMBOL(iwl_alloc_traffic_mem);
  2236. void iwl_free_traffic_mem(struct iwl_priv *priv)
  2237. {
  2238. kfree(priv->tx_traffic);
  2239. priv->tx_traffic = NULL;
  2240. kfree(priv->rx_traffic);
  2241. priv->rx_traffic = NULL;
  2242. }
  2243. EXPORT_SYMBOL(iwl_free_traffic_mem);
  2244. void iwl_dbg_log_tx_data_frame(struct iwl_priv *priv,
  2245. u16 length, struct ieee80211_hdr *header)
  2246. {
  2247. __le16 fc;
  2248. u16 len;
  2249. if (likely(!(iwl_debug_level & IWL_DL_TX)))
  2250. return;
  2251. if (!priv->tx_traffic)
  2252. return;
  2253. fc = header->frame_control;
  2254. if (ieee80211_is_data(fc)) {
  2255. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  2256. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  2257. memcpy((priv->tx_traffic +
  2258. (priv->tx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  2259. header, len);
  2260. priv->tx_traffic_idx =
  2261. (priv->tx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  2262. }
  2263. }
  2264. EXPORT_SYMBOL(iwl_dbg_log_tx_data_frame);
  2265. void iwl_dbg_log_rx_data_frame(struct iwl_priv *priv,
  2266. u16 length, struct ieee80211_hdr *header)
  2267. {
  2268. __le16 fc;
  2269. u16 len;
  2270. if (likely(!(iwl_debug_level & IWL_DL_RX)))
  2271. return;
  2272. if (!priv->rx_traffic)
  2273. return;
  2274. fc = header->frame_control;
  2275. if (ieee80211_is_data(fc)) {
  2276. len = (length > IWL_TRAFFIC_ENTRY_SIZE)
  2277. ? IWL_TRAFFIC_ENTRY_SIZE : length;
  2278. memcpy((priv->rx_traffic +
  2279. (priv->rx_traffic_idx * IWL_TRAFFIC_ENTRY_SIZE)),
  2280. header, len);
  2281. priv->rx_traffic_idx =
  2282. (priv->rx_traffic_idx + 1) % IWL_TRAFFIC_ENTRIES;
  2283. }
  2284. }
  2285. EXPORT_SYMBOL(iwl_dbg_log_rx_data_frame);
  2286. const char *get_mgmt_string(int cmd)
  2287. {
  2288. switch (cmd) {
  2289. IWL_CMD(MANAGEMENT_ASSOC_REQ);
  2290. IWL_CMD(MANAGEMENT_ASSOC_RESP);
  2291. IWL_CMD(MANAGEMENT_REASSOC_REQ);
  2292. IWL_CMD(MANAGEMENT_REASSOC_RESP);
  2293. IWL_CMD(MANAGEMENT_PROBE_REQ);
  2294. IWL_CMD(MANAGEMENT_PROBE_RESP);
  2295. IWL_CMD(MANAGEMENT_BEACON);
  2296. IWL_CMD(MANAGEMENT_ATIM);
  2297. IWL_CMD(MANAGEMENT_DISASSOC);
  2298. IWL_CMD(MANAGEMENT_AUTH);
  2299. IWL_CMD(MANAGEMENT_DEAUTH);
  2300. IWL_CMD(MANAGEMENT_ACTION);
  2301. default:
  2302. return "UNKNOWN";
  2303. }
  2304. }
  2305. const char *get_ctrl_string(int cmd)
  2306. {
  2307. switch (cmd) {
  2308. IWL_CMD(CONTROL_BACK_REQ);
  2309. IWL_CMD(CONTROL_BACK);
  2310. IWL_CMD(CONTROL_PSPOLL);
  2311. IWL_CMD(CONTROL_RTS);
  2312. IWL_CMD(CONTROL_CTS);
  2313. IWL_CMD(CONTROL_ACK);
  2314. IWL_CMD(CONTROL_CFEND);
  2315. IWL_CMD(CONTROL_CFENDACK);
  2316. default:
  2317. return "UNKNOWN";
  2318. }
  2319. }
  2320. void iwl_clear_traffic_stats(struct iwl_priv *priv)
  2321. {
  2322. memset(&priv->tx_stats, 0, sizeof(struct traffic_stats));
  2323. memset(&priv->rx_stats, 0, sizeof(struct traffic_stats));
  2324. priv->led_tpt = 0;
  2325. }
  2326. /*
  2327. * if CONFIG_IWLWIFI_DEBUGFS defined, iwl_update_stats function will
  2328. * record all the MGMT, CTRL and DATA pkt for both TX and Rx pass.
  2329. * Use debugFs to display the rx/rx_statistics
  2330. * if CONFIG_IWLWIFI_DEBUGFS not being defined, then no MGMT and CTRL
  2331. * information will be recorded, but DATA pkt still will be recorded
  2332. * for the reason of iwl_led.c need to control the led blinking based on
  2333. * number of tx and rx data.
  2334. *
  2335. */
  2336. void iwl_update_stats(struct iwl_priv *priv, bool is_tx, __le16 fc, u16 len)
  2337. {
  2338. struct traffic_stats *stats;
  2339. if (is_tx)
  2340. stats = &priv->tx_stats;
  2341. else
  2342. stats = &priv->rx_stats;
  2343. if (ieee80211_is_mgmt(fc)) {
  2344. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  2345. case cpu_to_le16(IEEE80211_STYPE_ASSOC_REQ):
  2346. stats->mgmt[MANAGEMENT_ASSOC_REQ]++;
  2347. break;
  2348. case cpu_to_le16(IEEE80211_STYPE_ASSOC_RESP):
  2349. stats->mgmt[MANAGEMENT_ASSOC_RESP]++;
  2350. break;
  2351. case cpu_to_le16(IEEE80211_STYPE_REASSOC_REQ):
  2352. stats->mgmt[MANAGEMENT_REASSOC_REQ]++;
  2353. break;
  2354. case cpu_to_le16(IEEE80211_STYPE_REASSOC_RESP):
  2355. stats->mgmt[MANAGEMENT_REASSOC_RESP]++;
  2356. break;
  2357. case cpu_to_le16(IEEE80211_STYPE_PROBE_REQ):
  2358. stats->mgmt[MANAGEMENT_PROBE_REQ]++;
  2359. break;
  2360. case cpu_to_le16(IEEE80211_STYPE_PROBE_RESP):
  2361. stats->mgmt[MANAGEMENT_PROBE_RESP]++;
  2362. break;
  2363. case cpu_to_le16(IEEE80211_STYPE_BEACON):
  2364. stats->mgmt[MANAGEMENT_BEACON]++;
  2365. break;
  2366. case cpu_to_le16(IEEE80211_STYPE_ATIM):
  2367. stats->mgmt[MANAGEMENT_ATIM]++;
  2368. break;
  2369. case cpu_to_le16(IEEE80211_STYPE_DISASSOC):
  2370. stats->mgmt[MANAGEMENT_DISASSOC]++;
  2371. break;
  2372. case cpu_to_le16(IEEE80211_STYPE_AUTH):
  2373. stats->mgmt[MANAGEMENT_AUTH]++;
  2374. break;
  2375. case cpu_to_le16(IEEE80211_STYPE_DEAUTH):
  2376. stats->mgmt[MANAGEMENT_DEAUTH]++;
  2377. break;
  2378. case cpu_to_le16(IEEE80211_STYPE_ACTION):
  2379. stats->mgmt[MANAGEMENT_ACTION]++;
  2380. break;
  2381. }
  2382. } else if (ieee80211_is_ctl(fc)) {
  2383. switch (fc & cpu_to_le16(IEEE80211_FCTL_STYPE)) {
  2384. case cpu_to_le16(IEEE80211_STYPE_BACK_REQ):
  2385. stats->ctrl[CONTROL_BACK_REQ]++;
  2386. break;
  2387. case cpu_to_le16(IEEE80211_STYPE_BACK):
  2388. stats->ctrl[CONTROL_BACK]++;
  2389. break;
  2390. case cpu_to_le16(IEEE80211_STYPE_PSPOLL):
  2391. stats->ctrl[CONTROL_PSPOLL]++;
  2392. break;
  2393. case cpu_to_le16(IEEE80211_STYPE_RTS):
  2394. stats->ctrl[CONTROL_RTS]++;
  2395. break;
  2396. case cpu_to_le16(IEEE80211_STYPE_CTS):
  2397. stats->ctrl[CONTROL_CTS]++;
  2398. break;
  2399. case cpu_to_le16(IEEE80211_STYPE_ACK):
  2400. stats->ctrl[CONTROL_ACK]++;
  2401. break;
  2402. case cpu_to_le16(IEEE80211_STYPE_CFEND):
  2403. stats->ctrl[CONTROL_CFEND]++;
  2404. break;
  2405. case cpu_to_le16(IEEE80211_STYPE_CFENDACK):
  2406. stats->ctrl[CONTROL_CFENDACK]++;
  2407. break;
  2408. }
  2409. } else {
  2410. /* data */
  2411. stats->data_cnt++;
  2412. stats->data_bytes += len;
  2413. }
  2414. iwl_leds_background(priv);
  2415. }
  2416. EXPORT_SYMBOL(iwl_update_stats);
  2417. #endif
  2418. const static char *get_csr_string(int cmd)
  2419. {
  2420. switch (cmd) {
  2421. IWL_CMD(CSR_HW_IF_CONFIG_REG);
  2422. IWL_CMD(CSR_INT_COALESCING);
  2423. IWL_CMD(CSR_INT);
  2424. IWL_CMD(CSR_INT_MASK);
  2425. IWL_CMD(CSR_FH_INT_STATUS);
  2426. IWL_CMD(CSR_GPIO_IN);
  2427. IWL_CMD(CSR_RESET);
  2428. IWL_CMD(CSR_GP_CNTRL);
  2429. IWL_CMD(CSR_HW_REV);
  2430. IWL_CMD(CSR_EEPROM_REG);
  2431. IWL_CMD(CSR_EEPROM_GP);
  2432. IWL_CMD(CSR_OTP_GP_REG);
  2433. IWL_CMD(CSR_GIO_REG);
  2434. IWL_CMD(CSR_GP_UCODE_REG);
  2435. IWL_CMD(CSR_GP_DRIVER_REG);
  2436. IWL_CMD(CSR_UCODE_DRV_GP1);
  2437. IWL_CMD(CSR_UCODE_DRV_GP2);
  2438. IWL_CMD(CSR_LED_REG);
  2439. IWL_CMD(CSR_DRAM_INT_TBL_REG);
  2440. IWL_CMD(CSR_GIO_CHICKEN_BITS);
  2441. IWL_CMD(CSR_ANA_PLL_CFG);
  2442. IWL_CMD(CSR_HW_REV_WA_REG);
  2443. IWL_CMD(CSR_DBG_HPET_MEM_REG);
  2444. default:
  2445. return "UNKNOWN";
  2446. }
  2447. }
  2448. void iwl_dump_csr(struct iwl_priv *priv)
  2449. {
  2450. int i;
  2451. u32 csr_tbl[] = {
  2452. CSR_HW_IF_CONFIG_REG,
  2453. CSR_INT_COALESCING,
  2454. CSR_INT,
  2455. CSR_INT_MASK,
  2456. CSR_FH_INT_STATUS,
  2457. CSR_GPIO_IN,
  2458. CSR_RESET,
  2459. CSR_GP_CNTRL,
  2460. CSR_HW_REV,
  2461. CSR_EEPROM_REG,
  2462. CSR_EEPROM_GP,
  2463. CSR_OTP_GP_REG,
  2464. CSR_GIO_REG,
  2465. CSR_GP_UCODE_REG,
  2466. CSR_GP_DRIVER_REG,
  2467. CSR_UCODE_DRV_GP1,
  2468. CSR_UCODE_DRV_GP2,
  2469. CSR_LED_REG,
  2470. CSR_DRAM_INT_TBL_REG,
  2471. CSR_GIO_CHICKEN_BITS,
  2472. CSR_ANA_PLL_CFG,
  2473. CSR_HW_REV_WA_REG,
  2474. CSR_DBG_HPET_MEM_REG
  2475. };
  2476. IWL_ERR(priv, "CSR values:\n");
  2477. IWL_ERR(priv, "(2nd byte of CSR_INT_COALESCING is "
  2478. "CSR_INT_PERIODIC_REG)\n");
  2479. for (i = 0; i < ARRAY_SIZE(csr_tbl); i++) {
  2480. IWL_ERR(priv, " %25s: 0X%08x\n",
  2481. get_csr_string(csr_tbl[i]),
  2482. iwl_read32(priv, csr_tbl[i]));
  2483. }
  2484. }
  2485. EXPORT_SYMBOL(iwl_dump_csr);
  2486. const static char *get_fh_string(int cmd)
  2487. {
  2488. switch (cmd) {
  2489. IWL_CMD(FH_RSCSR_CHNL0_STTS_WPTR_REG);
  2490. IWL_CMD(FH_RSCSR_CHNL0_RBDCB_BASE_REG);
  2491. IWL_CMD(FH_RSCSR_CHNL0_WPTR);
  2492. IWL_CMD(FH_MEM_RCSR_CHNL0_CONFIG_REG);
  2493. IWL_CMD(FH_MEM_RSSR_SHARED_CTRL_REG);
  2494. IWL_CMD(FH_MEM_RSSR_RX_STATUS_REG);
  2495. IWL_CMD(FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV);
  2496. IWL_CMD(FH_TSSR_TX_STATUS_REG);
  2497. IWL_CMD(FH_TSSR_TX_ERROR_REG);
  2498. default:
  2499. return "UNKNOWN";
  2500. }
  2501. }
  2502. int iwl_dump_fh(struct iwl_priv *priv, char **buf, bool display)
  2503. {
  2504. int i;
  2505. #ifdef CONFIG_IWLWIFI_DEBUG
  2506. int pos = 0;
  2507. size_t bufsz = 0;
  2508. #endif
  2509. u32 fh_tbl[] = {
  2510. FH_RSCSR_CHNL0_STTS_WPTR_REG,
  2511. FH_RSCSR_CHNL0_RBDCB_BASE_REG,
  2512. FH_RSCSR_CHNL0_WPTR,
  2513. FH_MEM_RCSR_CHNL0_CONFIG_REG,
  2514. FH_MEM_RSSR_SHARED_CTRL_REG,
  2515. FH_MEM_RSSR_RX_STATUS_REG,
  2516. FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV,
  2517. FH_TSSR_TX_STATUS_REG,
  2518. FH_TSSR_TX_ERROR_REG
  2519. };
  2520. #ifdef CONFIG_IWLWIFI_DEBUG
  2521. if (display) {
  2522. bufsz = ARRAY_SIZE(fh_tbl) * 48 + 40;
  2523. *buf = kmalloc(bufsz, GFP_KERNEL);
  2524. if (!*buf)
  2525. return -ENOMEM;
  2526. pos += scnprintf(*buf + pos, bufsz - pos,
  2527. "FH register values:\n");
  2528. for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
  2529. pos += scnprintf(*buf + pos, bufsz - pos,
  2530. " %34s: 0X%08x\n",
  2531. get_fh_string(fh_tbl[i]),
  2532. iwl_read_direct32(priv, fh_tbl[i]));
  2533. }
  2534. return pos;
  2535. }
  2536. #endif
  2537. IWL_ERR(priv, "FH register values:\n");
  2538. for (i = 0; i < ARRAY_SIZE(fh_tbl); i++) {
  2539. IWL_ERR(priv, " %34s: 0X%08x\n",
  2540. get_fh_string(fh_tbl[i]),
  2541. iwl_read_direct32(priv, fh_tbl[i]));
  2542. }
  2543. return 0;
  2544. }
  2545. EXPORT_SYMBOL(iwl_dump_fh);
  2546. static void iwl_force_rf_reset(struct iwl_priv *priv)
  2547. {
  2548. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2549. return;
  2550. if (!iwl_is_associated(priv)) {
  2551. IWL_DEBUG_SCAN(priv, "force reset rejected: not associated\n");
  2552. return;
  2553. }
  2554. /*
  2555. * There is no easy and better way to force reset the radio,
  2556. * the only known method is switching channel which will force to
  2557. * reset and tune the radio.
  2558. * Use internal short scan (single channel) operation to should
  2559. * achieve this objective.
  2560. * Driver should reset the radio when number of consecutive missed
  2561. * beacon, or any other uCode error condition detected.
  2562. */
  2563. IWL_DEBUG_INFO(priv, "perform radio reset.\n");
  2564. iwl_internal_short_hw_scan(priv);
  2565. return;
  2566. }
  2567. int iwl_force_reset(struct iwl_priv *priv, int mode)
  2568. {
  2569. struct iwl_force_reset *force_reset;
  2570. if (test_bit(STATUS_EXIT_PENDING, &priv->status))
  2571. return -EINVAL;
  2572. if (mode >= IWL_MAX_FORCE_RESET) {
  2573. IWL_DEBUG_INFO(priv, "invalid reset request.\n");
  2574. return -EINVAL;
  2575. }
  2576. force_reset = &priv->force_reset[mode];
  2577. force_reset->reset_request_count++;
  2578. if (force_reset->last_force_reset_jiffies &&
  2579. time_after(force_reset->last_force_reset_jiffies +
  2580. force_reset->reset_duration, jiffies)) {
  2581. IWL_DEBUG_INFO(priv, "force reset rejected\n");
  2582. force_reset->reset_reject_count++;
  2583. return -EAGAIN;
  2584. }
  2585. force_reset->reset_success_count++;
  2586. force_reset->last_force_reset_jiffies = jiffies;
  2587. IWL_DEBUG_INFO(priv, "perform force reset (%d)\n", mode);
  2588. switch (mode) {
  2589. case IWL_RF_RESET:
  2590. iwl_force_rf_reset(priv);
  2591. break;
  2592. case IWL_FW_RESET:
  2593. IWL_ERR(priv, "On demand firmware reload\n");
  2594. /* Set the FW error flag -- cleared on iwl_down */
  2595. set_bit(STATUS_FW_ERROR, &priv->status);
  2596. wake_up_interruptible(&priv->wait_command_queue);
  2597. /*
  2598. * Keep the restart process from trying to send host
  2599. * commands by clearing the INIT status bit
  2600. */
  2601. clear_bit(STATUS_READY, &priv->status);
  2602. queue_work(priv->workqueue, &priv->restart);
  2603. break;
  2604. }
  2605. return 0;
  2606. }
  2607. #ifdef CONFIG_PM
  2608. int iwl_pci_suspend(struct pci_dev *pdev, pm_message_t state)
  2609. {
  2610. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2611. /*
  2612. * This function is called when system goes into suspend state
  2613. * mac80211 will call iwl_mac_stop() from the mac80211 suspend function
  2614. * first but since iwl_mac_stop() has no knowledge of who the caller is,
  2615. * it will not call apm_ops.stop() to stop the DMA operation.
  2616. * Calling apm_ops.stop here to make sure we stop the DMA.
  2617. */
  2618. priv->cfg->ops->lib->apm_ops.stop(priv);
  2619. pci_save_state(pdev);
  2620. pci_disable_device(pdev);
  2621. pci_set_power_state(pdev, PCI_D3hot);
  2622. return 0;
  2623. }
  2624. EXPORT_SYMBOL(iwl_pci_suspend);
  2625. int iwl_pci_resume(struct pci_dev *pdev)
  2626. {
  2627. struct iwl_priv *priv = pci_get_drvdata(pdev);
  2628. int ret;
  2629. pci_set_power_state(pdev, PCI_D0);
  2630. ret = pci_enable_device(pdev);
  2631. if (ret)
  2632. return ret;
  2633. pci_restore_state(pdev);
  2634. iwl_enable_interrupts(priv);
  2635. return 0;
  2636. }
  2637. EXPORT_SYMBOL(iwl_pci_resume);
  2638. #endif /* CONFIG_PM */