Начало Каталог Помощ
Регистрация Вход
phyus
/
linux-vybrid_public
8
0
Разклонения 0
Файлове Задачи 0 Заявки за сливане 0 Уики
ИН на ревизия: 333053733f
Клонове Маркери
linux-vybrid_pu...
/
arch
/
arm
/
plat-s3c64xx
/
include
/
plat
/
regs-gpio.h

regs-gpio.h 2.9 KB
История Директен файл

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879 
  1. /* linux/arch/arm/plat-s3c64xx/include/mach/regs-gpio.h
    2. 

  2.  *
    3. 

  3.  * Copyright 2008 Openmoko, Inc.
    4. 

  4.  * Copyright 2008 Simtec Electronics
    5. 

  5.  *      Ben Dooks <ben@simtec.co.uk>
    6. 

  6.  *      http://armlinux.simtec.co.uk/
    7. 

  7.  *
    8. 

  8.  * S3C64XX - GPIO register definitions
    9. 

  9.  */
    10. 

  10. 

  11. #ifndef __ASM_PLAT_S3C64XX_REGS_GPIO_H
    12. 

  12. #define __ASM_PLAT_S3C64XX_REGS_GPIO_H __FILE__
    13. 

  13. 

  14. /* Base addresses for each of the banks */
    15. 

  15. 

  16. #define S3C64XX_GPIOREG(reg)	(S3C64XX_VA_GPIO + (reg))
    17. 

  17. 

  18. #define S3C64XX_GPA_BASE	S3C64XX_GPIOREG(0x0000)
    19. 

  19. #define S3C64XX_GPB_BASE	S3C64XX_GPIOREG(0x0020)
    20. 

  20. #define S3C64XX_GPC_BASE	S3C64XX_GPIOREG(0x0040)
    21. 

  21. #define S3C64XX_GPD_BASE	S3C64XX_GPIOREG(0x0060)
    22. 

  22. #define S3C64XX_GPE_BASE	S3C64XX_GPIOREG(0x0080)
    23. 

  23. #define S3C64XX_GPF_BASE	S3C64XX_GPIOREG(0x00A0)
    24. 

  24. #define S3C64XX_GPG_BASE	S3C64XX_GPIOREG(0x00C0)
    25. 

  25. #define S3C64XX_GPH_BASE	S3C64XX_GPIOREG(0x00E0)
    26. 

  26. #define S3C64XX_GPI_BASE	S3C64XX_GPIOREG(0x0100)
    27. 

  27. #define S3C64XX_GPJ_BASE	S3C64XX_GPIOREG(0x0120)
    28. 

  28. #define S3C64XX_GPK_BASE	S3C64XX_GPIOREG(0x0800)
    29. 

  29. #define S3C64XX_GPL_BASE	S3C64XX_GPIOREG(0x0810)
    30. 

  30. #define S3C64XX_GPM_BASE	S3C64XX_GPIOREG(0x0820)
    31. 

  31. #define S3C64XX_GPN_BASE	S3C64XX_GPIOREG(0x0830)
    32. 

  32. #define S3C64XX_GPO_BASE	S3C64XX_GPIOREG(0x0140)
    33. 

  33. #define S3C64XX_GPP_BASE	S3C64XX_GPIOREG(0x0160)
    34. 

  34. #define S3C64XX_GPQ_BASE	S3C64XX_GPIOREG(0x0180)
    35. 

  35. 

  36. /* External interrupt registers */
    37. 

  37. 

  38. #define S3C64XX_EINT12CON	S3C64XX_GPIOREG(0x200)
    39. 

  39. #define S3C64XX_EINT34CON	S3C64XX_GPIOREG(0x204)
    40. 

  40. #define S3C64XX_EINT56CON	S3C64XX_GPIOREG(0x208)
    41. 

  41. #define S3C64XX_EINT78CON	S3C64XX_GPIOREG(0x20C)
    42. 

  42. #define S3C64XX_EINT9CON	S3C64XX_GPIOREG(0x210)
    43. 

  43. 

  44. #define S3C64XX_EINT12FLTCON	S3C64XX_GPIOREG(0x220)
    45. 

  45. #define S3C64XX_EINT34FLTCON	S3C64XX_GPIOREG(0x224)
    46. 

  46. #define S3C64XX_EINT56FLTCON	S3C64XX_GPIOREG(0x228)
    47. 

  47. #define S3C64XX_EINT78FLTCON	S3C64XX_GPIOREG(0x22C)
    48. 

  48. #define S3C64XX_EINT9FLTCON	S3C64XX_GPIOREG(0x230)
    49. 

  49. 

  50. #define S3C64XX_EINT12MASK	S3C64XX_GPIOREG(0x240)
    51. 

  51. #define S3C64XX_EINT34MASK	S3C64XX_GPIOREG(0x244)
    52. 

  52. #define S3C64XX_EINT56MASK	S3C64XX_GPIOREG(0x248)
    53. 

  53. #define S3C64XX_EINT78MASK	S3C64XX_GPIOREG(0x24C)
    54. 

  54. #define S3C64XX_EINT9MASK	S3C64XX_GPIOREG(0x250)
    55. 

  55. 

  56. #define S3C64XX_EINT12PEND	S3C64XX_GPIOREG(0x260)
    57. 

  57. #define S3C64XX_EINT34PEND	S3C64XX_GPIOREG(0x264)
    58. 

  58. #define S3C64XX_EINT56PEND	S3C64XX_GPIOREG(0x268)
    59. 

  59. #define S3C64XX_EINT78PEND	S3C64XX_GPIOREG(0x26C)
    60. 

  60. #define S3C64XX_EINT9PEND	S3C64XX_GPIOREG(0x270)
    61. 

  61. 

  62. #define S3C64XX_PRIORITY	S3C64XX_GPIOREG(0x280)
    63. 

  63. #define S3C64XX_PRIORITY_ARB(x)	(1 << (x))
    64. 

  64. 

  65. #define S3C64XX_SERVICE		S3C64XX_GPIOREG(0x284)
    66. 

  66. #define S3C64XX_SERVICEPEND	S3C64XX_GPIOREG(0x288)
    67. 

  67. 

  68. #define S3C64XX_EINT0CON0	S3C64XX_GPIOREG(0x900)
    69. 

  69. #define S3C64XX_EINT0CON1	S3C64XX_GPIOREG(0x904)
    70. 

  70. #define S3C64XX_EINT0FLTCON0	S3C64XX_GPIOREG(0x910)
    71. 

  71. #define S3C64XX_EINT0FLTCON1	S3C64XX_GPIOREG(0x914)
    72. 

  72. #define S3C64XX_EINT0FLTCON2	S3C64XX_GPIOREG(0x918)
    73. 

  73. #define S3C64XX_EINT0FLTCON3	S3C64XX_GPIOREG(0x91C)
    74. 

  74. 

  75. #define S3C64XX_EINT0MASK	S3C64XX_GPIOREG(0x920)
    76. 

  76. #define S3C64XX_EINT0PEND	S3C64XX_GPIOREG(0x924)
    77. 

  77. 

  78. #endif /* __ASM_PLAT_S3C64XX_REGS_GPIO_H */
    79. 

  79.