palmas.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566
  1. /*
  2. * TI Palmas MFD Driver
  3. *
  4. * Copyright 2011-2012 Texas Instruments Inc.
  5. *
  6. * Author: Graeme Gregory <gg@slimlogic.co.uk>
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. *
  13. */
  14. #include <linux/module.h>
  15. #include <linux/moduleparam.h>
  16. #include <linux/init.h>
  17. #include <linux/slab.h>
  18. #include <linux/i2c.h>
  19. #include <linux/interrupt.h>
  20. #include <linux/irq.h>
  21. #include <linux/regmap.h>
  22. #include <linux/err.h>
  23. #include <linux/mfd/core.h>
  24. #include <linux/mfd/palmas.h>
  25. #include <linux/of_platform.h>
  26. enum palmas_ids {
  27. PALMAS_PMIC_ID,
  28. PALMAS_GPIO_ID,
  29. PALMAS_LEDS_ID,
  30. PALMAS_WDT_ID,
  31. PALMAS_RTC_ID,
  32. PALMAS_PWRBUTTON_ID,
  33. PALMAS_GPADC_ID,
  34. PALMAS_RESOURCE_ID,
  35. PALMAS_CLK_ID,
  36. PALMAS_PWM_ID,
  37. PALMAS_USB_ID,
  38. };
  39. static struct resource palmas_rtc_resources[] = {
  40. {
  41. .start = PALMAS_RTC_ALARM_IRQ,
  42. .end = PALMAS_RTC_ALARM_IRQ,
  43. .flags = IORESOURCE_IRQ,
  44. },
  45. };
  46. static const struct mfd_cell palmas_children[] = {
  47. {
  48. .name = "palmas-pmic",
  49. .id = PALMAS_PMIC_ID,
  50. },
  51. {
  52. .name = "palmas-gpio",
  53. .id = PALMAS_GPIO_ID,
  54. },
  55. {
  56. .name = "palmas-leds",
  57. .id = PALMAS_LEDS_ID,
  58. },
  59. {
  60. .name = "palmas-wdt",
  61. .id = PALMAS_WDT_ID,
  62. },
  63. {
  64. .name = "palmas-rtc",
  65. .id = PALMAS_RTC_ID,
  66. .resources = &palmas_rtc_resources[0],
  67. .num_resources = ARRAY_SIZE(palmas_rtc_resources),
  68. },
  69. {
  70. .name = "palmas-pwrbutton",
  71. .id = PALMAS_PWRBUTTON_ID,
  72. },
  73. {
  74. .name = "palmas-gpadc",
  75. .id = PALMAS_GPADC_ID,
  76. },
  77. {
  78. .name = "palmas-resource",
  79. .id = PALMAS_RESOURCE_ID,
  80. },
  81. {
  82. .name = "palmas-clk",
  83. .id = PALMAS_CLK_ID,
  84. },
  85. {
  86. .name = "palmas-pwm",
  87. .id = PALMAS_PWM_ID,
  88. },
  89. {
  90. .name = "palmas-usb",
  91. .id = PALMAS_USB_ID,
  92. }
  93. };
  94. static const struct regmap_config palmas_regmap_config[PALMAS_NUM_CLIENTS] = {
  95. {
  96. .reg_bits = 8,
  97. .val_bits = 8,
  98. .max_register = PALMAS_BASE_TO_REG(PALMAS_PU_PD_OD_BASE,
  99. PALMAS_PRIMARY_SECONDARY_PAD3),
  100. },
  101. {
  102. .reg_bits = 8,
  103. .val_bits = 8,
  104. .max_register = PALMAS_BASE_TO_REG(PALMAS_GPADC_BASE,
  105. PALMAS_GPADC_SMPS_VSEL_MONITORING),
  106. },
  107. {
  108. .reg_bits = 8,
  109. .val_bits = 8,
  110. .max_register = PALMAS_BASE_TO_REG(PALMAS_TRIM_GPADC_BASE,
  111. PALMAS_GPADC_TRIM16),
  112. },
  113. };
  114. static const struct regmap_irq palmas_irqs[] = {
  115. /* INT1 IRQs */
  116. [PALMAS_CHARG_DET_N_VBUS_OVV_IRQ] = {
  117. .mask = PALMAS_INT1_STATUS_CHARG_DET_N_VBUS_OVV,
  118. },
  119. [PALMAS_PWRON_IRQ] = {
  120. .mask = PALMAS_INT1_STATUS_PWRON,
  121. },
  122. [PALMAS_LONG_PRESS_KEY_IRQ] = {
  123. .mask = PALMAS_INT1_STATUS_LONG_PRESS_KEY,
  124. },
  125. [PALMAS_RPWRON_IRQ] = {
  126. .mask = PALMAS_INT1_STATUS_RPWRON,
  127. },
  128. [PALMAS_PWRDOWN_IRQ] = {
  129. .mask = PALMAS_INT1_STATUS_PWRDOWN,
  130. },
  131. [PALMAS_HOTDIE_IRQ] = {
  132. .mask = PALMAS_INT1_STATUS_HOTDIE,
  133. },
  134. [PALMAS_VSYS_MON_IRQ] = {
  135. .mask = PALMAS_INT1_STATUS_VSYS_MON,
  136. },
  137. [PALMAS_VBAT_MON_IRQ] = {
  138. .mask = PALMAS_INT1_STATUS_VBAT_MON,
  139. },
  140. /* INT2 IRQs*/
  141. [PALMAS_RTC_ALARM_IRQ] = {
  142. .mask = PALMAS_INT2_STATUS_RTC_ALARM,
  143. .reg_offset = 1,
  144. },
  145. [PALMAS_RTC_TIMER_IRQ] = {
  146. .mask = PALMAS_INT2_STATUS_RTC_TIMER,
  147. .reg_offset = 1,
  148. },
  149. [PALMAS_WDT_IRQ] = {
  150. .mask = PALMAS_INT2_STATUS_WDT,
  151. .reg_offset = 1,
  152. },
  153. [PALMAS_BATREMOVAL_IRQ] = {
  154. .mask = PALMAS_INT2_STATUS_BATREMOVAL,
  155. .reg_offset = 1,
  156. },
  157. [PALMAS_RESET_IN_IRQ] = {
  158. .mask = PALMAS_INT2_STATUS_RESET_IN,
  159. .reg_offset = 1,
  160. },
  161. [PALMAS_FBI_BB_IRQ] = {
  162. .mask = PALMAS_INT2_STATUS_FBI_BB,
  163. .reg_offset = 1,
  164. },
  165. [PALMAS_SHORT_IRQ] = {
  166. .mask = PALMAS_INT2_STATUS_SHORT,
  167. .reg_offset = 1,
  168. },
  169. [PALMAS_VAC_ACOK_IRQ] = {
  170. .mask = PALMAS_INT2_STATUS_VAC_ACOK,
  171. .reg_offset = 1,
  172. },
  173. /* INT3 IRQs */
  174. [PALMAS_GPADC_AUTO_0_IRQ] = {
  175. .mask = PALMAS_INT3_STATUS_GPADC_AUTO_0,
  176. .reg_offset = 2,
  177. },
  178. [PALMAS_GPADC_AUTO_1_IRQ] = {
  179. .mask = PALMAS_INT3_STATUS_GPADC_AUTO_1,
  180. .reg_offset = 2,
  181. },
  182. [PALMAS_GPADC_EOC_SW_IRQ] = {
  183. .mask = PALMAS_INT3_STATUS_GPADC_EOC_SW,
  184. .reg_offset = 2,
  185. },
  186. [PALMAS_GPADC_EOC_RT_IRQ] = {
  187. .mask = PALMAS_INT3_STATUS_GPADC_EOC_RT,
  188. .reg_offset = 2,
  189. },
  190. [PALMAS_ID_OTG_IRQ] = {
  191. .mask = PALMAS_INT3_STATUS_ID_OTG,
  192. .reg_offset = 2,
  193. },
  194. [PALMAS_ID_IRQ] = {
  195. .mask = PALMAS_INT3_STATUS_ID,
  196. .reg_offset = 2,
  197. },
  198. [PALMAS_VBUS_OTG_IRQ] = {
  199. .mask = PALMAS_INT3_STATUS_VBUS_OTG,
  200. .reg_offset = 2,
  201. },
  202. [PALMAS_VBUS_IRQ] = {
  203. .mask = PALMAS_INT3_STATUS_VBUS,
  204. .reg_offset = 2,
  205. },
  206. /* INT4 IRQs */
  207. [PALMAS_GPIO_0_IRQ] = {
  208. .mask = PALMAS_INT4_STATUS_GPIO_0,
  209. .reg_offset = 3,
  210. },
  211. [PALMAS_GPIO_1_IRQ] = {
  212. .mask = PALMAS_INT4_STATUS_GPIO_1,
  213. .reg_offset = 3,
  214. },
  215. [PALMAS_GPIO_2_IRQ] = {
  216. .mask = PALMAS_INT4_STATUS_GPIO_2,
  217. .reg_offset = 3,
  218. },
  219. [PALMAS_GPIO_3_IRQ] = {
  220. .mask = PALMAS_INT4_STATUS_GPIO_3,
  221. .reg_offset = 3,
  222. },
  223. [PALMAS_GPIO_4_IRQ] = {
  224. .mask = PALMAS_INT4_STATUS_GPIO_4,
  225. .reg_offset = 3,
  226. },
  227. [PALMAS_GPIO_5_IRQ] = {
  228. .mask = PALMAS_INT4_STATUS_GPIO_5,
  229. .reg_offset = 3,
  230. },
  231. [PALMAS_GPIO_6_IRQ] = {
  232. .mask = PALMAS_INT4_STATUS_GPIO_6,
  233. .reg_offset = 3,
  234. },
  235. [PALMAS_GPIO_7_IRQ] = {
  236. .mask = PALMAS_INT4_STATUS_GPIO_7,
  237. .reg_offset = 3,
  238. },
  239. };
  240. static struct regmap_irq_chip palmas_irq_chip = {
  241. .name = "palmas",
  242. .irqs = palmas_irqs,
  243. .num_irqs = ARRAY_SIZE(palmas_irqs),
  244. .num_regs = 4,
  245. .irq_reg_stride = 5,
  246. .status_base = PALMAS_BASE_TO_REG(PALMAS_INTERRUPT_BASE,
  247. PALMAS_INT1_STATUS),
  248. .mask_base = PALMAS_BASE_TO_REG(PALMAS_INTERRUPT_BASE,
  249. PALMAS_INT1_MASK),
  250. };
  251. static int palmas_set_pdata_irq_flag(struct i2c_client *i2c,
  252. struct palmas_platform_data *pdata)
  253. {
  254. struct irq_data *irq_data = irq_get_irq_data(i2c->irq);
  255. if (!irq_data) {
  256. dev_err(&i2c->dev, "Invalid IRQ: %d\n", i2c->irq);
  257. return -EINVAL;
  258. }
  259. pdata->irq_flags = irqd_get_trigger_type(irq_data);
  260. dev_info(&i2c->dev, "Irq flag is 0x%08x\n", pdata->irq_flags);
  261. return 0;
  262. }
  263. static void palmas_dt_to_pdata(struct i2c_client *i2c,
  264. struct palmas_platform_data *pdata)
  265. {
  266. struct device_node *node = i2c->dev.of_node;
  267. int ret;
  268. u32 prop;
  269. ret = of_property_read_u32(node, "ti,mux_pad1", &prop);
  270. if (!ret) {
  271. pdata->mux_from_pdata = 1;
  272. pdata->pad1 = prop;
  273. }
  274. ret = of_property_read_u32(node, "ti,mux_pad2", &prop);
  275. if (!ret) {
  276. pdata->mux_from_pdata = 1;
  277. pdata->pad2 = prop;
  278. }
  279. /* The default for this register is all masked */
  280. ret = of_property_read_u32(node, "ti,power_ctrl", &prop);
  281. if (!ret)
  282. pdata->power_ctrl = prop;
  283. else
  284. pdata->power_ctrl = PALMAS_POWER_CTRL_NSLEEP_MASK |
  285. PALMAS_POWER_CTRL_ENABLE1_MASK |
  286. PALMAS_POWER_CTRL_ENABLE2_MASK;
  287. if (i2c->irq)
  288. palmas_set_pdata_irq_flag(i2c, pdata);
  289. }
  290. static int palmas_i2c_probe(struct i2c_client *i2c,
  291. const struct i2c_device_id *id)
  292. {
  293. struct palmas *palmas;
  294. struct palmas_platform_data *pdata;
  295. struct device_node *node = i2c->dev.of_node;
  296. int ret = 0, i;
  297. unsigned int reg, addr;
  298. int slave;
  299. struct mfd_cell *children;
  300. pdata = dev_get_platdata(&i2c->dev);
  301. if (node && !pdata) {
  302. pdata = devm_kzalloc(&i2c->dev, sizeof(*pdata), GFP_KERNEL);
  303. if (!pdata)
  304. return -ENOMEM;
  305. palmas_dt_to_pdata(i2c, pdata);
  306. }
  307. if (!pdata)
  308. return -EINVAL;
  309. palmas = devm_kzalloc(&i2c->dev, sizeof(struct palmas), GFP_KERNEL);
  310. if (palmas == NULL)
  311. return -ENOMEM;
  312. i2c_set_clientdata(i2c, palmas);
  313. palmas->dev = &i2c->dev;
  314. palmas->id = id->driver_data;
  315. palmas->irq = i2c->irq;
  316. for (i = 0; i < PALMAS_NUM_CLIENTS; i++) {
  317. if (i == 0)
  318. palmas->i2c_clients[i] = i2c;
  319. else {
  320. palmas->i2c_clients[i] =
  321. i2c_new_dummy(i2c->adapter,
  322. i2c->addr + i);
  323. if (!palmas->i2c_clients[i]) {
  324. dev_err(palmas->dev,
  325. "can't attach client %d\n", i);
  326. ret = -ENOMEM;
  327. goto err;
  328. }
  329. }
  330. palmas->regmap[i] = devm_regmap_init_i2c(palmas->i2c_clients[i],
  331. &palmas_regmap_config[i]);
  332. if (IS_ERR(palmas->regmap[i])) {
  333. ret = PTR_ERR(palmas->regmap[i]);
  334. dev_err(palmas->dev,
  335. "Failed to allocate regmap %d, err: %d\n",
  336. i, ret);
  337. goto err;
  338. }
  339. }
  340. /* Change interrupt line output polarity */
  341. if (pdata->irq_flags & IRQ_TYPE_LEVEL_HIGH)
  342. reg = PALMAS_POLARITY_CTRL_INT_POLARITY;
  343. else
  344. reg = 0;
  345. ret = palmas_update_bits(palmas, PALMAS_PU_PD_OD_BASE,
  346. PALMAS_POLARITY_CTRL, PALMAS_POLARITY_CTRL_INT_POLARITY,
  347. reg);
  348. if (ret < 0) {
  349. dev_err(palmas->dev, "POLARITY_CTRL updat failed: %d\n", ret);
  350. goto err;
  351. }
  352. /* Change IRQ into clear on read mode for efficiency */
  353. slave = PALMAS_BASE_TO_SLAVE(PALMAS_INTERRUPT_BASE);
  354. addr = PALMAS_BASE_TO_REG(PALMAS_INTERRUPT_BASE, PALMAS_INT_CTRL);
  355. reg = PALMAS_INT_CTRL_INT_CLEAR;
  356. regmap_write(palmas->regmap[slave], addr, reg);
  357. ret = regmap_add_irq_chip(palmas->regmap[slave], palmas->irq,
  358. IRQF_ONESHOT | pdata->irq_flags, 0, &palmas_irq_chip,
  359. &palmas->irq_data);
  360. if (ret < 0)
  361. goto err;
  362. slave = PALMAS_BASE_TO_SLAVE(PALMAS_PU_PD_OD_BASE);
  363. addr = PALMAS_BASE_TO_REG(PALMAS_PU_PD_OD_BASE,
  364. PALMAS_PRIMARY_SECONDARY_PAD1);
  365. if (pdata->mux_from_pdata) {
  366. reg = pdata->pad1;
  367. ret = regmap_write(palmas->regmap[slave], addr, reg);
  368. if (ret)
  369. goto err_irq;
  370. } else {
  371. ret = regmap_read(palmas->regmap[slave], addr, &reg);
  372. if (ret)
  373. goto err_irq;
  374. }
  375. if (!(reg & PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_0))
  376. palmas->gpio_muxed |= PALMAS_GPIO_0_MUXED;
  377. if (!(reg & PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_MASK))
  378. palmas->gpio_muxed |= PALMAS_GPIO_1_MUXED;
  379. else if ((reg & PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_MASK) ==
  380. (2 << PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_SHIFT))
  381. palmas->led_muxed |= PALMAS_LED1_MUXED;
  382. else if ((reg & PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_MASK) ==
  383. (3 << PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_SHIFT))
  384. palmas->pwm_muxed |= PALMAS_PWM1_MUXED;
  385. if (!(reg & PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_MASK))
  386. palmas->gpio_muxed |= PALMAS_GPIO_2_MUXED;
  387. else if ((reg & PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_MASK) ==
  388. (2 << PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_SHIFT))
  389. palmas->led_muxed |= PALMAS_LED2_MUXED;
  390. else if ((reg & PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_MASK) ==
  391. (3 << PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_SHIFT))
  392. palmas->pwm_muxed |= PALMAS_PWM2_MUXED;
  393. if (!(reg & PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_3))
  394. palmas->gpio_muxed |= PALMAS_GPIO_3_MUXED;
  395. addr = PALMAS_BASE_TO_REG(PALMAS_PU_PD_OD_BASE,
  396. PALMAS_PRIMARY_SECONDARY_PAD2);
  397. if (pdata->mux_from_pdata) {
  398. reg = pdata->pad2;
  399. ret = regmap_write(palmas->regmap[slave], addr, reg);
  400. if (ret)
  401. goto err_irq;
  402. } else {
  403. ret = regmap_read(palmas->regmap[slave], addr, &reg);
  404. if (ret)
  405. goto err_irq;
  406. }
  407. if (!(reg & PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_4))
  408. palmas->gpio_muxed |= PALMAS_GPIO_4_MUXED;
  409. if (!(reg & PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_5_MASK))
  410. palmas->gpio_muxed |= PALMAS_GPIO_5_MUXED;
  411. if (!(reg & PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_6))
  412. palmas->gpio_muxed |= PALMAS_GPIO_6_MUXED;
  413. if (!(reg & PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_7_MASK))
  414. palmas->gpio_muxed |= PALMAS_GPIO_7_MUXED;
  415. dev_info(palmas->dev, "Muxing GPIO %x, PWM %x, LED %x\n",
  416. palmas->gpio_muxed, palmas->pwm_muxed,
  417. palmas->led_muxed);
  418. reg = pdata->power_ctrl;
  419. slave = PALMAS_BASE_TO_SLAVE(PALMAS_PMU_CONTROL_BASE);
  420. addr = PALMAS_BASE_TO_REG(PALMAS_PMU_CONTROL_BASE, PALMAS_POWER_CTRL);
  421. ret = regmap_write(palmas->regmap[slave], addr, reg);
  422. if (ret)
  423. goto err_irq;
  424. /*
  425. * If we are probing with DT do this the DT way and return here
  426. * otherwise continue and add devices using mfd helpers.
  427. */
  428. if (node) {
  429. ret = of_platform_populate(node, NULL, NULL, &i2c->dev);
  430. if (ret < 0)
  431. goto err_irq;
  432. else
  433. return ret;
  434. }
  435. children = kmemdup(palmas_children, sizeof(palmas_children),
  436. GFP_KERNEL);
  437. if (!children) {
  438. ret = -ENOMEM;
  439. goto err_irq;
  440. }
  441. children[PALMAS_PMIC_ID].platform_data = pdata->pmic_pdata;
  442. children[PALMAS_PMIC_ID].pdata_size = sizeof(*pdata->pmic_pdata);
  443. children[PALMAS_GPADC_ID].platform_data = pdata->gpadc_pdata;
  444. children[PALMAS_GPADC_ID].pdata_size = sizeof(*pdata->gpadc_pdata);
  445. children[PALMAS_RESOURCE_ID].platform_data = pdata->resource_pdata;
  446. children[PALMAS_RESOURCE_ID].pdata_size =
  447. sizeof(*pdata->resource_pdata);
  448. children[PALMAS_USB_ID].platform_data = pdata->usb_pdata;
  449. children[PALMAS_USB_ID].pdata_size = sizeof(*pdata->usb_pdata);
  450. children[PALMAS_CLK_ID].platform_data = pdata->clk_pdata;
  451. children[PALMAS_CLK_ID].pdata_size = sizeof(*pdata->clk_pdata);
  452. ret = mfd_add_devices(palmas->dev, -1,
  453. children, ARRAY_SIZE(palmas_children),
  454. NULL, 0,
  455. regmap_irq_get_domain(palmas->irq_data));
  456. kfree(children);
  457. if (ret < 0)
  458. goto err_devices;
  459. return ret;
  460. err_devices:
  461. mfd_remove_devices(palmas->dev);
  462. err_irq:
  463. regmap_del_irq_chip(palmas->irq, palmas->irq_data);
  464. err:
  465. return ret;
  466. }
  467. static int palmas_i2c_remove(struct i2c_client *i2c)
  468. {
  469. struct palmas *palmas = i2c_get_clientdata(i2c);
  470. mfd_remove_devices(palmas->dev);
  471. regmap_del_irq_chip(palmas->irq, palmas->irq_data);
  472. return 0;
  473. }
  474. static const struct i2c_device_id palmas_i2c_id[] = {
  475. { "palmas", },
  476. { "twl6035", },
  477. { "twl6037", },
  478. { "tps65913", },
  479. { /* end */ }
  480. };
  481. MODULE_DEVICE_TABLE(i2c, palmas_i2c_id);
  482. static struct of_device_id of_palmas_match_tbl[] = {
  483. { .compatible = "ti,palmas", },
  484. { /* end */ }
  485. };
  486. static struct i2c_driver palmas_i2c_driver = {
  487. .driver = {
  488. .name = "palmas",
  489. .of_match_table = of_palmas_match_tbl,
  490. .owner = THIS_MODULE,
  491. },
  492. .probe = palmas_i2c_probe,
  493. .remove = palmas_i2c_remove,
  494. .id_table = palmas_i2c_id,
  495. };
  496. static int __init palmas_i2c_init(void)
  497. {
  498. return i2c_add_driver(&palmas_i2c_driver);
  499. }
  500. /* init early so consumer devices can complete system boot */
  501. subsys_initcall(palmas_i2c_init);
  502. static void __exit palmas_i2c_exit(void)
  503. {
  504. i2c_del_driver(&palmas_i2c_driver);
  505. }
  506. module_exit(palmas_i2c_exit);
  507. MODULE_AUTHOR("Graeme Gregory <gg@slimlogic.co.uk>");
  508. MODULE_DESCRIPTION("Palmas chip family multi-function driver");
  509. MODULE_LICENSE("GPL");