oxygen.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647
  1. /*
  2. * C-Media CMI8788 driver for C-Media's reference design and similar models
  3. *
  4. * Copyright (c) Clemens Ladisch <clemens@ladisch.de>
  5. *
  6. *
  7. * This driver is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License, version 2.
  9. *
  10. * This driver is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this driver; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. /*
  20. * CMI8788:
  21. *
  22. * SPI 0 -> 1st AK4396 (front)
  23. * SPI 1 -> 2nd AK4396 (surround)
  24. * SPI 2 -> 3rd AK4396 (center/LFE)
  25. * SPI 3 -> WM8785
  26. * SPI 4 -> 4th AK4396 (back)
  27. *
  28. * GPIO 0 -> DFS0 of AK5385
  29. * GPIO 1 -> DFS1 of AK5385
  30. * GPIO 8 -> enable headphone amplifier on HT-Omega models
  31. *
  32. * CM9780:
  33. *
  34. * GPO 0 -> route line-in (0) or AC97 output (1) to ADC input
  35. */
  36. #include <linux/delay.h>
  37. #include <linux/mutex.h>
  38. #include <linux/pci.h>
  39. #include <sound/ac97_codec.h>
  40. #include <sound/control.h>
  41. #include <sound/core.h>
  42. #include <sound/initval.h>
  43. #include <sound/pcm.h>
  44. #include <sound/pcm_params.h>
  45. #include <sound/tlv.h>
  46. #include "oxygen.h"
  47. #include "ak4396.h"
  48. #include "wm8785.h"
  49. MODULE_AUTHOR("Clemens Ladisch <clemens@ladisch.de>");
  50. MODULE_DESCRIPTION("C-Media CMI8788 driver");
  51. MODULE_LICENSE("GPL v2");
  52. MODULE_SUPPORTED_DEVICE("{{C-Media,CMI8788}}");
  53. static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
  54. static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
  55. static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
  56. module_param_array(index, int, NULL, 0444);
  57. MODULE_PARM_DESC(index, "card index");
  58. module_param_array(id, charp, NULL, 0444);
  59. MODULE_PARM_DESC(id, "ID string");
  60. module_param_array(enable, bool, NULL, 0444);
  61. MODULE_PARM_DESC(enable, "enable card");
  62. enum {
  63. MODEL_CMEDIA_REF, /* C-Media's reference design */
  64. MODEL_MERIDIAN, /* AuzenTech X-Meridian */
  65. MODEL_CLARO, /* HT-Omega Claro */
  66. MODEL_CLARO_HALO, /* HT-Omega Claro halo */
  67. MODEL_HIFIER, /* TempoTec HiFier Fantasia */
  68. MODEL_HG2PCI, /* Kuroutoshikou CMI8787-HG2PCI */
  69. };
  70. static DEFINE_PCI_DEVICE_TABLE(oxygen_ids) = {
  71. { OXYGEN_PCI_SUBID(0x10b0, 0x0216), .driver_data = MODEL_CMEDIA_REF },
  72. { OXYGEN_PCI_SUBID(0x10b0, 0x0218), .driver_data = MODEL_CMEDIA_REF },
  73. { OXYGEN_PCI_SUBID(0x10b0, 0x0219), .driver_data = MODEL_CMEDIA_REF },
  74. { OXYGEN_PCI_SUBID(0x13f6, 0x0001), .driver_data = MODEL_CMEDIA_REF },
  75. { OXYGEN_PCI_SUBID(0x13f6, 0x0010), .driver_data = MODEL_CMEDIA_REF },
  76. { OXYGEN_PCI_SUBID(0x13f6, 0x8788), .driver_data = MODEL_CMEDIA_REF },
  77. { OXYGEN_PCI_SUBID(0x13f6, 0xffff), .driver_data = MODEL_HG2PCI },
  78. { OXYGEN_PCI_SUBID(0x147a, 0xa017), .driver_data = MODEL_CMEDIA_REF },
  79. { OXYGEN_PCI_SUBID(0x14c3, 0x1710), .driver_data = MODEL_HIFIER },
  80. { OXYGEN_PCI_SUBID(0x14c3, 0x1711), .driver_data = MODEL_HIFIER },
  81. { OXYGEN_PCI_SUBID(0x1a58, 0x0910), .driver_data = MODEL_CMEDIA_REF },
  82. { OXYGEN_PCI_SUBID(0x415a, 0x5431), .driver_data = MODEL_MERIDIAN },
  83. { OXYGEN_PCI_SUBID(0x7284, 0x9761), .driver_data = MODEL_CLARO },
  84. { OXYGEN_PCI_SUBID(0x7284, 0x9781), .driver_data = MODEL_CLARO_HALO },
  85. { }
  86. };
  87. MODULE_DEVICE_TABLE(pci, oxygen_ids);
  88. #define GPIO_AK5385_DFS_MASK 0x0003
  89. #define GPIO_AK5385_DFS_NORMAL 0x0000
  90. #define GPIO_AK5385_DFS_DOUBLE 0x0001
  91. #define GPIO_AK5385_DFS_QUAD 0x0002
  92. #define GPIO_CLARO_HP 0x0100
  93. struct generic_data {
  94. unsigned int dacs;
  95. u8 ak4396_regs[4][5];
  96. u16 wm8785_regs[3];
  97. };
  98. static void ak4396_write(struct oxygen *chip, unsigned int codec,
  99. u8 reg, u8 value)
  100. {
  101. /* maps ALSA channel pair number to SPI output */
  102. static const u8 codec_spi_map[4] = {
  103. 0, 1, 2, 4
  104. };
  105. struct generic_data *data = chip->model_data;
  106. oxygen_write_spi(chip, OXYGEN_SPI_TRIGGER |
  107. OXYGEN_SPI_DATA_LENGTH_2 |
  108. OXYGEN_SPI_CLOCK_160 |
  109. (codec_spi_map[codec] << OXYGEN_SPI_CODEC_SHIFT) |
  110. OXYGEN_SPI_CEN_LATCH_CLOCK_HI,
  111. AK4396_WRITE | (reg << 8) | value);
  112. data->ak4396_regs[codec][reg] = value;
  113. }
  114. static void ak4396_write_cached(struct oxygen *chip, unsigned int codec,
  115. u8 reg, u8 value)
  116. {
  117. struct generic_data *data = chip->model_data;
  118. if (value != data->ak4396_regs[codec][reg])
  119. ak4396_write(chip, codec, reg, value);
  120. }
  121. static void wm8785_write(struct oxygen *chip, u8 reg, unsigned int value)
  122. {
  123. struct generic_data *data = chip->model_data;
  124. oxygen_write_spi(chip, OXYGEN_SPI_TRIGGER |
  125. OXYGEN_SPI_DATA_LENGTH_2 |
  126. OXYGEN_SPI_CLOCK_160 |
  127. (3 << OXYGEN_SPI_CODEC_SHIFT) |
  128. OXYGEN_SPI_CEN_LATCH_CLOCK_LO,
  129. (reg << 9) | value);
  130. if (reg < ARRAY_SIZE(data->wm8785_regs))
  131. data->wm8785_regs[reg] = value;
  132. }
  133. static void ak4396_registers_init(struct oxygen *chip)
  134. {
  135. struct generic_data *data = chip->model_data;
  136. unsigned int i;
  137. for (i = 0; i < data->dacs; ++i) {
  138. ak4396_write(chip, i, AK4396_CONTROL_1,
  139. AK4396_DIF_24_MSB | AK4396_RSTN);
  140. ak4396_write(chip, i, AK4396_CONTROL_2,
  141. data->ak4396_regs[0][AK4396_CONTROL_2]);
  142. ak4396_write(chip, i, AK4396_CONTROL_3,
  143. AK4396_PCM);
  144. ak4396_write(chip, i, AK4396_LCH_ATT,
  145. chip->dac_volume[i * 2]);
  146. ak4396_write(chip, i, AK4396_RCH_ATT,
  147. chip->dac_volume[i * 2 + 1]);
  148. }
  149. }
  150. static void ak4396_init(struct oxygen *chip)
  151. {
  152. struct generic_data *data = chip->model_data;
  153. data->dacs = chip->model.dac_channels / 2;
  154. data->ak4396_regs[0][AK4396_CONTROL_2] =
  155. AK4396_SMUTE | AK4396_DEM_OFF | AK4396_DFS_NORMAL;
  156. ak4396_registers_init(chip);
  157. snd_component_add(chip->card, "AK4396");
  158. }
  159. static void ak5385_init(struct oxygen *chip)
  160. {
  161. oxygen_set_bits16(chip, OXYGEN_GPIO_CONTROL, GPIO_AK5385_DFS_MASK);
  162. oxygen_clear_bits16(chip, OXYGEN_GPIO_DATA, GPIO_AK5385_DFS_MASK);
  163. snd_component_add(chip->card, "AK5385");
  164. }
  165. static void wm8785_registers_init(struct oxygen *chip)
  166. {
  167. struct generic_data *data = chip->model_data;
  168. wm8785_write(chip, WM8785_R7, 0);
  169. wm8785_write(chip, WM8785_R0, data->wm8785_regs[0]);
  170. wm8785_write(chip, WM8785_R2, data->wm8785_regs[2]);
  171. }
  172. static void wm8785_init(struct oxygen *chip)
  173. {
  174. struct generic_data *data = chip->model_data;
  175. data->wm8785_regs[0] =
  176. WM8785_MCR_SLAVE | WM8785_OSR_SINGLE | WM8785_FORMAT_LJUST;
  177. data->wm8785_regs[2] = WM8785_HPFR | WM8785_HPFL;
  178. wm8785_registers_init(chip);
  179. snd_component_add(chip->card, "WM8785");
  180. }
  181. static void generic_init(struct oxygen *chip)
  182. {
  183. ak4396_init(chip);
  184. wm8785_init(chip);
  185. }
  186. static void meridian_init(struct oxygen *chip)
  187. {
  188. ak4396_init(chip);
  189. ak5385_init(chip);
  190. }
  191. static void claro_enable_hp(struct oxygen *chip)
  192. {
  193. msleep(300);
  194. oxygen_set_bits16(chip, OXYGEN_GPIO_CONTROL, GPIO_CLARO_HP);
  195. oxygen_set_bits16(chip, OXYGEN_GPIO_DATA, GPIO_CLARO_HP);
  196. }
  197. static void claro_init(struct oxygen *chip)
  198. {
  199. ak4396_init(chip);
  200. wm8785_init(chip);
  201. claro_enable_hp(chip);
  202. }
  203. static void claro_halo_init(struct oxygen *chip)
  204. {
  205. ak4396_init(chip);
  206. ak5385_init(chip);
  207. claro_enable_hp(chip);
  208. }
  209. static void hifier_init(struct oxygen *chip)
  210. {
  211. ak4396_init(chip);
  212. snd_component_add(chip->card, "CS5340");
  213. }
  214. static void hg2pci_init(struct oxygen *chip)
  215. {
  216. ak4396_init(chip);
  217. }
  218. static void generic_cleanup(struct oxygen *chip)
  219. {
  220. }
  221. static void claro_disable_hp(struct oxygen *chip)
  222. {
  223. oxygen_clear_bits16(chip, OXYGEN_GPIO_DATA, GPIO_CLARO_HP);
  224. }
  225. static void claro_cleanup(struct oxygen *chip)
  226. {
  227. claro_disable_hp(chip);
  228. }
  229. static void claro_suspend(struct oxygen *chip)
  230. {
  231. claro_disable_hp(chip);
  232. }
  233. static void generic_resume(struct oxygen *chip)
  234. {
  235. ak4396_registers_init(chip);
  236. wm8785_registers_init(chip);
  237. }
  238. static void meridian_resume(struct oxygen *chip)
  239. {
  240. ak4396_registers_init(chip);
  241. }
  242. static void claro_resume(struct oxygen *chip)
  243. {
  244. ak4396_registers_init(chip);
  245. claro_enable_hp(chip);
  246. }
  247. static void stereo_resume(struct oxygen *chip)
  248. {
  249. ak4396_registers_init(chip);
  250. }
  251. static void set_ak4396_params(struct oxygen *chip,
  252. struct snd_pcm_hw_params *params)
  253. {
  254. struct generic_data *data = chip->model_data;
  255. unsigned int i;
  256. u8 value;
  257. value = data->ak4396_regs[0][AK4396_CONTROL_2] & ~AK4396_DFS_MASK;
  258. if (params_rate(params) <= 54000)
  259. value |= AK4396_DFS_NORMAL;
  260. else if (params_rate(params) <= 108000)
  261. value |= AK4396_DFS_DOUBLE;
  262. else
  263. value |= AK4396_DFS_QUAD;
  264. msleep(1); /* wait for the new MCLK to become stable */
  265. if (value != data->ak4396_regs[0][AK4396_CONTROL_2]) {
  266. for (i = 0; i < data->dacs; ++i) {
  267. ak4396_write(chip, i, AK4396_CONTROL_1,
  268. AK4396_DIF_24_MSB);
  269. ak4396_write(chip, i, AK4396_CONTROL_2, value);
  270. ak4396_write(chip, i, AK4396_CONTROL_1,
  271. AK4396_DIF_24_MSB | AK4396_RSTN);
  272. }
  273. }
  274. }
  275. static void update_ak4396_volume(struct oxygen *chip)
  276. {
  277. struct generic_data *data = chip->model_data;
  278. unsigned int i;
  279. for (i = 0; i < data->dacs; ++i) {
  280. ak4396_write_cached(chip, i, AK4396_LCH_ATT,
  281. chip->dac_volume[i * 2]);
  282. ak4396_write_cached(chip, i, AK4396_RCH_ATT,
  283. chip->dac_volume[i * 2 + 1]);
  284. }
  285. }
  286. static void update_ak4396_mute(struct oxygen *chip)
  287. {
  288. struct generic_data *data = chip->model_data;
  289. unsigned int i;
  290. u8 value;
  291. value = data->ak4396_regs[0][AK4396_CONTROL_2] & ~AK4396_SMUTE;
  292. if (chip->dac_mute)
  293. value |= AK4396_SMUTE;
  294. for (i = 0; i < data->dacs; ++i)
  295. ak4396_write_cached(chip, i, AK4396_CONTROL_2, value);
  296. }
  297. static void set_wm8785_params(struct oxygen *chip,
  298. struct snd_pcm_hw_params *params)
  299. {
  300. struct generic_data *data = chip->model_data;
  301. unsigned int value;
  302. value = WM8785_MCR_SLAVE | WM8785_FORMAT_LJUST;
  303. if (params_rate(params) <= 48000)
  304. value |= WM8785_OSR_SINGLE;
  305. else if (params_rate(params) <= 96000)
  306. value |= WM8785_OSR_DOUBLE;
  307. else
  308. value |= WM8785_OSR_QUAD;
  309. if (value != data->wm8785_regs[0]) {
  310. wm8785_write(chip, WM8785_R7, 0);
  311. wm8785_write(chip, WM8785_R0, value);
  312. wm8785_write(chip, WM8785_R2, data->wm8785_regs[2]);
  313. }
  314. }
  315. static void set_ak5385_params(struct oxygen *chip,
  316. struct snd_pcm_hw_params *params)
  317. {
  318. unsigned int value;
  319. if (params_rate(params) <= 54000)
  320. value = GPIO_AK5385_DFS_NORMAL;
  321. else if (params_rate(params) <= 108000)
  322. value = GPIO_AK5385_DFS_DOUBLE;
  323. else
  324. value = GPIO_AK5385_DFS_QUAD;
  325. oxygen_write16_masked(chip, OXYGEN_GPIO_DATA,
  326. value, GPIO_AK5385_DFS_MASK);
  327. }
  328. static void set_no_params(struct oxygen *chip, struct snd_pcm_hw_params *params)
  329. {
  330. }
  331. static int rolloff_info(struct snd_kcontrol *ctl,
  332. struct snd_ctl_elem_info *info)
  333. {
  334. static const char *const names[2] = {
  335. "Sharp Roll-off", "Slow Roll-off"
  336. };
  337. info->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
  338. info->count = 1;
  339. info->value.enumerated.items = 2;
  340. if (info->value.enumerated.item >= 2)
  341. info->value.enumerated.item = 1;
  342. strcpy(info->value.enumerated.name, names[info->value.enumerated.item]);
  343. return 0;
  344. }
  345. static int rolloff_get(struct snd_kcontrol *ctl,
  346. struct snd_ctl_elem_value *value)
  347. {
  348. struct oxygen *chip = ctl->private_data;
  349. struct generic_data *data = chip->model_data;
  350. value->value.enumerated.item[0] =
  351. (data->ak4396_regs[0][AK4396_CONTROL_2] & AK4396_SLOW) != 0;
  352. return 0;
  353. }
  354. static int rolloff_put(struct snd_kcontrol *ctl,
  355. struct snd_ctl_elem_value *value)
  356. {
  357. struct oxygen *chip = ctl->private_data;
  358. struct generic_data *data = chip->model_data;
  359. unsigned int i;
  360. int changed;
  361. u8 reg;
  362. mutex_lock(&chip->mutex);
  363. reg = data->ak4396_regs[0][AK4396_CONTROL_2];
  364. if (value->value.enumerated.item[0])
  365. reg |= AK4396_SLOW;
  366. else
  367. reg &= ~AK4396_SLOW;
  368. changed = reg != data->ak4396_regs[0][AK4396_CONTROL_2];
  369. if (changed) {
  370. for (i = 0; i < data->dacs; ++i)
  371. ak4396_write(chip, i, AK4396_CONTROL_2, reg);
  372. }
  373. mutex_unlock(&chip->mutex);
  374. return changed;
  375. }
  376. static const struct snd_kcontrol_new rolloff_control = {
  377. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  378. .name = "DAC Filter Playback Enum",
  379. .info = rolloff_info,
  380. .get = rolloff_get,
  381. .put = rolloff_put,
  382. };
  383. static int hpf_info(struct snd_kcontrol *ctl, struct snd_ctl_elem_info *info)
  384. {
  385. static const char *const names[2] = {
  386. "None", "High-pass Filter"
  387. };
  388. info->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
  389. info->count = 1;
  390. info->value.enumerated.items = 2;
  391. if (info->value.enumerated.item >= 2)
  392. info->value.enumerated.item = 1;
  393. strcpy(info->value.enumerated.name, names[info->value.enumerated.item]);
  394. return 0;
  395. }
  396. static int hpf_get(struct snd_kcontrol *ctl, struct snd_ctl_elem_value *value)
  397. {
  398. struct oxygen *chip = ctl->private_data;
  399. struct generic_data *data = chip->model_data;
  400. value->value.enumerated.item[0] =
  401. (data->wm8785_regs[WM8785_R2] & WM8785_HPFR) != 0;
  402. return 0;
  403. }
  404. static int hpf_put(struct snd_kcontrol *ctl, struct snd_ctl_elem_value *value)
  405. {
  406. struct oxygen *chip = ctl->private_data;
  407. struct generic_data *data = chip->model_data;
  408. unsigned int reg;
  409. int changed;
  410. mutex_lock(&chip->mutex);
  411. reg = data->wm8785_regs[WM8785_R2] & ~(WM8785_HPFR | WM8785_HPFL);
  412. if (value->value.enumerated.item[0])
  413. reg |= WM8785_HPFR | WM8785_HPFL;
  414. changed = reg != data->wm8785_regs[WM8785_R2];
  415. if (changed)
  416. wm8785_write(chip, WM8785_R2, reg);
  417. mutex_unlock(&chip->mutex);
  418. return changed;
  419. }
  420. static const struct snd_kcontrol_new hpf_control = {
  421. .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
  422. .name = "ADC Filter Capture Enum",
  423. .info = hpf_info,
  424. .get = hpf_get,
  425. .put = hpf_put,
  426. };
  427. static int generic_mixer_init(struct oxygen *chip)
  428. {
  429. return snd_ctl_add(chip->card, snd_ctl_new1(&rolloff_control, chip));
  430. }
  431. static int generic_wm8785_mixer_init(struct oxygen *chip)
  432. {
  433. int err;
  434. err = generic_mixer_init(chip);
  435. if (err < 0)
  436. return err;
  437. err = snd_ctl_add(chip->card, snd_ctl_new1(&hpf_control, chip));
  438. if (err < 0)
  439. return err;
  440. return 0;
  441. }
  442. static const DECLARE_TLV_DB_LINEAR(ak4396_db_scale, TLV_DB_GAIN_MUTE, 0);
  443. static const struct oxygen_model model_generic = {
  444. .shortname = "C-Media CMI8788",
  445. .longname = "C-Media Oxygen HD Audio",
  446. .chip = "CMI8788",
  447. .init = generic_init,
  448. .mixer_init = generic_wm8785_mixer_init,
  449. .cleanup = generic_cleanup,
  450. .resume = generic_resume,
  451. .get_i2s_mclk = oxygen_default_i2s_mclk,
  452. .set_dac_params = set_ak4396_params,
  453. .set_adc_params = set_wm8785_params,
  454. .update_dac_volume = update_ak4396_volume,
  455. .update_dac_mute = update_ak4396_mute,
  456. .dac_tlv = ak4396_db_scale,
  457. .model_data_size = sizeof(struct generic_data),
  458. .device_config = PLAYBACK_0_TO_I2S |
  459. PLAYBACK_1_TO_SPDIF |
  460. PLAYBACK_2_TO_AC97_1 |
  461. CAPTURE_0_FROM_I2S_1 |
  462. CAPTURE_1_FROM_SPDIF |
  463. CAPTURE_2_FROM_AC97_1 |
  464. AC97_CD_INPUT,
  465. .dac_channels = 8,
  466. .dac_volume_min = 0,
  467. .dac_volume_max = 255,
  468. .function_flags = OXYGEN_FUNCTION_SPI |
  469. OXYGEN_FUNCTION_ENABLE_SPI_4_5,
  470. .dac_i2s_format = OXYGEN_I2S_FORMAT_LJUST,
  471. .adc_i2s_format = OXYGEN_I2S_FORMAT_LJUST,
  472. };
  473. static int __devinit get_oxygen_model(struct oxygen *chip,
  474. const struct pci_device_id *id)
  475. {
  476. chip->model = model_generic;
  477. switch (id->driver_data) {
  478. case MODEL_MERIDIAN:
  479. chip->model.init = meridian_init;
  480. chip->model.mixer_init = generic_mixer_init;
  481. chip->model.resume = meridian_resume;
  482. chip->model.set_adc_params = set_ak5385_params;
  483. chip->model.device_config = PLAYBACK_0_TO_I2S |
  484. PLAYBACK_1_TO_SPDIF |
  485. CAPTURE_0_FROM_I2S_2 |
  486. CAPTURE_1_FROM_SPDIF;
  487. break;
  488. case MODEL_CLARO:
  489. chip->model.init = claro_init;
  490. chip->model.cleanup = claro_cleanup;
  491. chip->model.suspend = claro_suspend;
  492. chip->model.resume = claro_resume;
  493. break;
  494. case MODEL_CLARO_HALO:
  495. chip->model.init = claro_halo_init;
  496. chip->model.mixer_init = generic_mixer_init;
  497. chip->model.cleanup = claro_cleanup;
  498. chip->model.suspend = claro_suspend;
  499. chip->model.resume = claro_resume;
  500. chip->model.set_adc_params = set_ak5385_params;
  501. chip->model.device_config = PLAYBACK_0_TO_I2S |
  502. PLAYBACK_1_TO_SPDIF |
  503. CAPTURE_0_FROM_I2S_2 |
  504. CAPTURE_1_FROM_SPDIF;
  505. break;
  506. case MODEL_HIFIER:
  507. case MODEL_HG2PCI:
  508. chip->model.shortname = "C-Media CMI8787";
  509. chip->model.chip = "CMI8787";
  510. if (id->driver_data == MODEL_HIFIER)
  511. chip->model.init = hifier_init;
  512. else
  513. chip->model.init = hg2pci_init;
  514. chip->model.resume = stereo_resume;
  515. chip->model.mixer_init = generic_mixer_init;
  516. chip->model.set_adc_params = set_no_params;
  517. chip->model.device_config = PLAYBACK_0_TO_I2S |
  518. PLAYBACK_1_TO_SPDIF;
  519. if (id->driver_data == MODEL_HIFIER)
  520. chip->model.device_config |= CAPTURE_0_FROM_I2S_1;
  521. chip->model.dac_channels = 2;
  522. break;
  523. }
  524. if (id->driver_data == MODEL_MERIDIAN ||
  525. id->driver_data == MODEL_CLARO_HALO) {
  526. chip->model.misc_flags = OXYGEN_MISC_MIDI;
  527. chip->model.device_config |= MIDI_OUTPUT | MIDI_INPUT;
  528. }
  529. return 0;
  530. }
  531. static int __devinit generic_oxygen_probe(struct pci_dev *pci,
  532. const struct pci_device_id *pci_id)
  533. {
  534. static int dev;
  535. int err;
  536. if (dev >= SNDRV_CARDS)
  537. return -ENODEV;
  538. if (!enable[dev]) {
  539. ++dev;
  540. return -ENOENT;
  541. }
  542. err = oxygen_pci_probe(pci, index[dev], id[dev], THIS_MODULE,
  543. oxygen_ids, get_oxygen_model);
  544. if (err >= 0)
  545. ++dev;
  546. return err;
  547. }
  548. static struct pci_driver oxygen_driver = {
  549. .name = "CMI8788",
  550. .id_table = oxygen_ids,
  551. .probe = generic_oxygen_probe,
  552. .remove = __devexit_p(oxygen_pci_remove),
  553. #ifdef CONFIG_PM
  554. .suspend = oxygen_pci_suspend,
  555. .resume = oxygen_pci_resume,
  556. #endif
  557. };
  558. static int __init alsa_card_oxygen_init(void)
  559. {
  560. return pci_register_driver(&oxygen_driver);
  561. }
  562. static void __exit alsa_card_oxygen_exit(void)
  563. {
  564. pci_unregister_driver(&oxygen_driver);
  565. }
  566. module_init(alsa_card_oxygen_init)
  567. module_exit(alsa_card_oxygen_exit)