oxygen_lib.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378
  1. /*
  2. * C-Media CMI8788 driver - main driver module
  3. *
  4. * Copyright (c) Clemens Ladisch <clemens@ladisch.de>
  5. *
  6. *
  7. * This driver is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License, version 2.
  9. *
  10. * This driver is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this driver; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. #include <linux/delay.h>
  20. #include <linux/interrupt.h>
  21. #include <linux/mutex.h>
  22. #include <linux/pci.h>
  23. #include <sound/ac97_codec.h>
  24. #include <sound/asoundef.h>
  25. #include <sound/core.h>
  26. #include <sound/info.h>
  27. #include <sound/mpu401.h>
  28. #include <sound/pcm.h>
  29. #include "oxygen.h"
  30. MODULE_AUTHOR("Clemens Ladisch <clemens@ladisch.de>");
  31. MODULE_DESCRIPTION("C-Media CMI8788 helper library");
  32. MODULE_LICENSE("GPL");
  33. static irqreturn_t oxygen_interrupt(int dummy, void *dev_id)
  34. {
  35. struct oxygen *chip = dev_id;
  36. unsigned int status, clear, elapsed_streams, i;
  37. status = oxygen_read16(chip, OXYGEN_INTERRUPT_STATUS);
  38. if (!status)
  39. return IRQ_NONE;
  40. spin_lock(&chip->reg_lock);
  41. clear = status & (OXYGEN_CHANNEL_A |
  42. OXYGEN_CHANNEL_B |
  43. OXYGEN_CHANNEL_C |
  44. OXYGEN_CHANNEL_SPDIF |
  45. OXYGEN_CHANNEL_MULTICH |
  46. OXYGEN_CHANNEL_AC97 |
  47. OXYGEN_INT_SPDIF_IN_CHANGE |
  48. OXYGEN_INT_GPIO);
  49. if (clear) {
  50. if (clear & OXYGEN_INT_SPDIF_IN_CHANGE)
  51. chip->interrupt_mask &= ~OXYGEN_INT_SPDIF_IN_CHANGE;
  52. oxygen_write16(chip, OXYGEN_INTERRUPT_MASK,
  53. chip->interrupt_mask & ~clear);
  54. oxygen_write16(chip, OXYGEN_INTERRUPT_MASK,
  55. chip->interrupt_mask);
  56. }
  57. elapsed_streams = status & chip->pcm_running;
  58. spin_unlock(&chip->reg_lock);
  59. for (i = 0; i < PCM_COUNT; ++i)
  60. if ((elapsed_streams & (1 << i)) && chip->streams[i])
  61. snd_pcm_period_elapsed(chip->streams[i]);
  62. if (status & OXYGEN_INT_SPDIF_IN_CHANGE) {
  63. spin_lock(&chip->reg_lock);
  64. i = oxygen_read32(chip, OXYGEN_SPDIF_CONTROL);
  65. if (i & OXYGEN_SPDIF_IN_CHANGE) {
  66. oxygen_write32(chip, OXYGEN_SPDIF_CONTROL, i);
  67. schedule_work(&chip->spdif_input_bits_work);
  68. }
  69. spin_unlock(&chip->reg_lock);
  70. }
  71. if (status & OXYGEN_INT_GPIO)
  72. ;
  73. if ((status & OXYGEN_INT_MIDI) && chip->midi)
  74. snd_mpu401_uart_interrupt(0, chip->midi->private_data);
  75. return IRQ_HANDLED;
  76. }
  77. static void oxygen_spdif_input_bits_changed(struct work_struct *work)
  78. {
  79. struct oxygen *chip = container_of(work, struct oxygen,
  80. spdif_input_bits_work);
  81. spin_lock_irq(&chip->reg_lock);
  82. oxygen_clear_bits32(chip, OXYGEN_SPDIF_CONTROL, OXYGEN_SPDIF_IN_INVERT);
  83. spin_unlock_irq(&chip->reg_lock);
  84. msleep(1);
  85. if (!(oxygen_read32(chip, OXYGEN_SPDIF_CONTROL)
  86. & OXYGEN_SPDIF_IN_VALID)) {
  87. spin_lock_irq(&chip->reg_lock);
  88. oxygen_set_bits32(chip, OXYGEN_SPDIF_CONTROL,
  89. OXYGEN_SPDIF_IN_INVERT);
  90. spin_unlock_irq(&chip->reg_lock);
  91. msleep(1);
  92. if (!(oxygen_read32(chip, OXYGEN_SPDIF_CONTROL)
  93. & OXYGEN_SPDIF_IN_VALID)) {
  94. spin_lock_irq(&chip->reg_lock);
  95. oxygen_clear_bits32(chip, OXYGEN_SPDIF_CONTROL,
  96. OXYGEN_SPDIF_IN_INVERT);
  97. spin_unlock_irq(&chip->reg_lock);
  98. }
  99. }
  100. if (chip->controls[CONTROL_SPDIF_INPUT_BITS]) {
  101. spin_lock_irq(&chip->reg_lock);
  102. chip->interrupt_mask |= OXYGEN_INT_SPDIF_IN_CHANGE;
  103. oxygen_write16(chip, OXYGEN_INTERRUPT_MASK,
  104. chip->interrupt_mask);
  105. spin_unlock_irq(&chip->reg_lock);
  106. snd_ctl_notify(chip->card, SNDRV_CTL_EVENT_MASK_VALUE,
  107. &chip->controls[CONTROL_SPDIF_INPUT_BITS]->id);
  108. }
  109. }
  110. #ifdef CONFIG_PROC_FS
  111. static void oxygen_proc_read(struct snd_info_entry *entry,
  112. struct snd_info_buffer *buffer)
  113. {
  114. struct oxygen *chip = entry->private_data;
  115. int i, j;
  116. snd_iprintf(buffer, "CMI8788\n\n");
  117. for (i = 0; i < 0x100; i += 0x10) {
  118. snd_iprintf(buffer, "%02x:", i);
  119. for (j = 0; j < 0x10; ++j)
  120. snd_iprintf(buffer, " %02x", oxygen_read8(chip, i + j));
  121. snd_iprintf(buffer, "\n");
  122. }
  123. if (mutex_lock_interruptible(&chip->mutex) < 0)
  124. return;
  125. if (chip->has_ac97_0) {
  126. snd_iprintf(buffer, "\nAC97\n");
  127. for (i = 0; i < 0x80; i += 0x10) {
  128. snd_iprintf(buffer, "%02x:", i);
  129. for (j = 0; j < 0x10; j += 2)
  130. snd_iprintf(buffer, " %04x",
  131. oxygen_read_ac97(chip, 0, i + j));
  132. snd_iprintf(buffer, "\n");
  133. }
  134. }
  135. if (chip->has_ac97_1) {
  136. snd_iprintf(buffer, "\nAC97 2\n");
  137. for (i = 0; i < 0x80; i += 0x10) {
  138. snd_iprintf(buffer, "%02x:", i);
  139. for (j = 0; j < 0x10; j += 2)
  140. snd_iprintf(buffer, " %04x",
  141. oxygen_read_ac97(chip, 1, i + j));
  142. snd_iprintf(buffer, "\n");
  143. }
  144. }
  145. mutex_unlock(&chip->mutex);
  146. }
  147. static void __devinit oxygen_proc_init(struct oxygen *chip)
  148. {
  149. struct snd_info_entry *entry;
  150. if (!snd_card_proc_new(chip->card, "cmi8788", &entry))
  151. snd_info_set_text_ops(entry, chip, oxygen_proc_read);
  152. }
  153. #else
  154. #define oxygen_proc_init(chip)
  155. #endif
  156. static void __devinit oxygen_init(struct oxygen *chip)
  157. {
  158. unsigned int i;
  159. chip->dac_routing = 1;
  160. for (i = 0; i < 8; ++i)
  161. chip->dac_volume[i] = 0xff;
  162. chip->spdif_playback_enable = 1;
  163. chip->spdif_bits = OXYGEN_SPDIF_C | OXYGEN_SPDIF_ORIGINAL |
  164. (IEC958_AES1_CON_PCM_CODER << OXYGEN_SPDIF_CATEGORY_SHIFT);
  165. chip->spdif_pcm_bits = chip->spdif_bits;
  166. if (oxygen_read8(chip, OXYGEN_REVISION) & OXYGEN_REVISION_2)
  167. chip->revision = 2;
  168. else
  169. chip->revision = 1;
  170. if (chip->revision == 1)
  171. oxygen_set_bits8(chip, OXYGEN_MISC, OXYGEN_MISC_MAGIC);
  172. i = oxygen_read16(chip, OXYGEN_AC97_CONTROL);
  173. chip->has_ac97_0 = (i & OXYGEN_AC97_CODEC_0) != 0;
  174. chip->has_ac97_1 = (i & OXYGEN_AC97_CODEC_1) != 0;
  175. oxygen_set_bits8(chip, OXYGEN_FUNCTION,
  176. OXYGEN_FUNCTION_RESET_CODEC |
  177. OXYGEN_FUNCTION_ENABLE_SPI_4_5);
  178. oxygen_write16(chip, OXYGEN_I2S_MULTICH_FORMAT, 0x010a);
  179. oxygen_write16(chip, OXYGEN_I2S_A_FORMAT, 0x010a);
  180. oxygen_write16(chip, OXYGEN_I2S_B_FORMAT, 0x010a);
  181. oxygen_write16(chip, OXYGEN_I2S_C_FORMAT, 0x010a);
  182. oxygen_set_bits32(chip, OXYGEN_SPDIF_CONTROL, OXYGEN_SPDIF_MAGIC2);
  183. oxygen_write32(chip, OXYGEN_SPDIF_OUTPUT_BITS, chip->spdif_bits);
  184. oxygen_write16(chip, OXYGEN_PLAY_ROUTING, 0xe100);
  185. oxygen_write8(chip, OXYGEN_REC_ROUTING, 0x10);
  186. oxygen_write8(chip, OXYGEN_ADC_MONITOR, 0x00);
  187. oxygen_write8(chip, OXYGEN_A_MONITOR_ROUTING, 0xe4);
  188. oxygen_write16(chip, OXYGEN_INTERRUPT_MASK, 0);
  189. oxygen_write16(chip, OXYGEN_DMA_STATUS, 0);
  190. oxygen_write8(chip, OXYGEN_AC97_INTERRUPT_MASK, 0x00);
  191. if (chip->has_ac97_0) {
  192. oxygen_clear_bits16(chip, OXYGEN_AC97_OUT_CONFIG,
  193. OXYGEN_AC97_OUT_MAGIC3);
  194. oxygen_set_bits16(chip, OXYGEN_AC97_IN_CONFIG,
  195. OXYGEN_AC97_IN_MAGIC3);
  196. oxygen_write_ac97(chip, 0, AC97_RESET, 0);
  197. msleep(1);
  198. oxygen_ac97_set_bits(chip, 0, 0x70, 0x0300);
  199. oxygen_ac97_set_bits(chip, 0, 0x64, 0x8043);
  200. oxygen_ac97_set_bits(chip, 0, 0x62, 0x180f);
  201. oxygen_write_ac97(chip, 0, AC97_MASTER, 0x0000);
  202. oxygen_write_ac97(chip, 0, AC97_PC_BEEP, 0x8000);
  203. oxygen_write_ac97(chip, 0, AC97_MIC, 0x8808);
  204. oxygen_write_ac97(chip, 0, AC97_LINE, 0x0808);
  205. oxygen_write_ac97(chip, 0, AC97_CD, 0x8808);
  206. oxygen_write_ac97(chip, 0, AC97_VIDEO, 0x8808);
  207. oxygen_write_ac97(chip, 0, AC97_AUX, 0x8808);
  208. oxygen_write_ac97(chip, 0, AC97_REC_GAIN, 0x8000);
  209. oxygen_write_ac97(chip, 0, AC97_CENTER_LFE_MASTER, 0x8080);
  210. oxygen_write_ac97(chip, 0, AC97_SURROUND_MASTER, 0x8080);
  211. oxygen_ac97_clear_bits(chip, 0, 0x72, 0x0001);
  212. /* power down unused ADCs and DACs */
  213. oxygen_ac97_set_bits(chip, 0, AC97_POWERDOWN,
  214. AC97_PD_PR0 | AC97_PD_PR1);
  215. oxygen_ac97_set_bits(chip, 0, AC97_EXTENDED_STATUS,
  216. AC97_EA_PRI | AC97_EA_PRJ | AC97_EA_PRK);
  217. }
  218. }
  219. static void oxygen_card_free(struct snd_card *card)
  220. {
  221. struct oxygen *chip = card->private_data;
  222. spin_lock_irq(&chip->reg_lock);
  223. chip->interrupt_mask = 0;
  224. chip->pcm_running = 0;
  225. oxygen_write16(chip, OXYGEN_DMA_STATUS, 0);
  226. oxygen_write16(chip, OXYGEN_INTERRUPT_MASK, 0);
  227. spin_unlock_irq(&chip->reg_lock);
  228. if (chip->irq >= 0) {
  229. free_irq(chip->irq, chip);
  230. synchronize_irq(chip->irq);
  231. }
  232. flush_scheduled_work();
  233. chip->model->cleanup(chip);
  234. mutex_destroy(&chip->mutex);
  235. pci_release_regions(chip->pci);
  236. pci_disable_device(chip->pci);
  237. }
  238. int __devinit oxygen_pci_probe(struct pci_dev *pci, int index, char *id,
  239. const struct oxygen_model *model)
  240. {
  241. struct snd_card *card;
  242. struct oxygen *chip;
  243. int err;
  244. card = snd_card_new(index, id, model->owner, sizeof *chip);
  245. if (!card)
  246. return -ENOMEM;
  247. chip = card->private_data;
  248. chip->card = card;
  249. chip->pci = pci;
  250. chip->irq = -1;
  251. chip->model = model;
  252. spin_lock_init(&chip->reg_lock);
  253. mutex_init(&chip->mutex);
  254. INIT_WORK(&chip->spdif_input_bits_work,
  255. oxygen_spdif_input_bits_changed);
  256. err = pci_enable_device(pci);
  257. if (err < 0)
  258. goto err_card;
  259. err = pci_request_regions(pci, model->chip);
  260. if (err < 0) {
  261. snd_printk(KERN_ERR "cannot reserve PCI resources\n");
  262. goto err_pci_enable;
  263. }
  264. if (!(pci_resource_flags(pci, 0) & IORESOURCE_IO) ||
  265. pci_resource_len(pci, 0) < 0x100) {
  266. snd_printk(KERN_ERR "invalid PCI I/O range\n");
  267. err = -ENXIO;
  268. goto err_pci_regions;
  269. }
  270. chip->addr = pci_resource_start(pci, 0);
  271. pci_set_master(pci);
  272. snd_card_set_dev(card, &pci->dev);
  273. card->private_free = oxygen_card_free;
  274. oxygen_init(chip);
  275. model->init(chip);
  276. err = request_irq(pci->irq, oxygen_interrupt, IRQF_SHARED,
  277. model->chip, chip);
  278. if (err < 0) {
  279. snd_printk(KERN_ERR "cannot grab interrupt %d\n", pci->irq);
  280. goto err_card;
  281. }
  282. chip->irq = pci->irq;
  283. strcpy(card->driver, model->chip);
  284. strcpy(card->shortname, model->shortname);
  285. sprintf(card->longname, "%s (rev %u) at %#lx, irq %i",
  286. model->longname, chip->revision, chip->addr, chip->irq);
  287. strcpy(card->mixername, model->chip);
  288. snd_component_add(card, model->chip);
  289. err = oxygen_pcm_init(chip);
  290. if (err < 0)
  291. goto err_card;
  292. err = oxygen_mixer_init(chip);
  293. if (err < 0)
  294. goto err_card;
  295. if (oxygen_read8(chip, OXYGEN_MISC) & OXYGEN_MISC_MIDI) {
  296. err = snd_mpu401_uart_new(card, 0, MPU401_HW_CMIPCI,
  297. chip->addr + OXYGEN_MPU401,
  298. MPU401_INFO_INTEGRATED, 0, 0,
  299. &chip->midi);
  300. if (err < 0)
  301. goto err_card;
  302. }
  303. oxygen_proc_init(chip);
  304. spin_lock_irq(&chip->reg_lock);
  305. chip->interrupt_mask |= OXYGEN_INT_SPDIF_IN_CHANGE;
  306. oxygen_write16(chip, OXYGEN_INTERRUPT_MASK, chip->interrupt_mask);
  307. spin_unlock_irq(&chip->reg_lock);
  308. err = snd_card_register(card);
  309. if (err < 0)
  310. goto err_card;
  311. pci_set_drvdata(pci, card);
  312. return 0;
  313. err_pci_regions:
  314. pci_release_regions(pci);
  315. err_pci_enable:
  316. pci_disable_device(pci);
  317. err_card:
  318. snd_card_free(card);
  319. return err;
  320. }
  321. EXPORT_SYMBOL(oxygen_pci_probe);
  322. void __devexit oxygen_pci_remove(struct pci_dev *pci)
  323. {
  324. snd_card_free(pci_get_drvdata(pci));
  325. pci_set_drvdata(pci, NULL);
  326. }
  327. EXPORT_SYMBOL(oxygen_pci_remove);