turbostat.8 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204
  1. .TH TURBOSTAT 8
  2. .SH NAME
  3. turbostat \- Report processor frequency and idle statistics
  4. .SH SYNOPSIS
  5. .ft B
  6. .B turbostat
  7. .RB [ "\-s" ]
  8. .RB [ "\-v" ]
  9. .RB [ "\-m MSR#" ]
  10. .RB [ "\-M MSR#" ]
  11. .RB command
  12. .br
  13. .B turbostat
  14. .RB [ "\-s" ]
  15. .RB [ "\-v" ]
  16. .RB [ "\-m MSR#" ]
  17. .RB [ "\-M MSR#" ]
  18. .RB [ "\-i interval_sec" ]
  19. .SH DESCRIPTION
  20. \fBturbostat \fP reports processor topology, frequency
  21. and idle power state statistics on modern X86 processors.
  22. Either \fBcommand\fP is forked and statistics are printed
  23. upon its completion, or statistics are printed periodically.
  24. \fBturbostat \fP
  25. requires that the processor
  26. supports an "invariant" TSC, plus the APERF and MPERF MSRs.
  27. \fBturbostat \fP will report idle cpu power state residency
  28. on processors that additionally support C-state residency counters.
  29. .SS Options
  30. The \fB-s\fP option limits output to a 1-line system summary for each interval.
  31. .PP
  32. The \fB-c\fP option limits output to the 1st thread in each core.
  33. .PP
  34. The \fB-p\fP option limits output to the 1st thread in each package.
  35. .PP
  36. The \fB-v\fP option increases verbosity.
  37. .PP
  38. The \fB-m MSR#\fP option dumps the specified 32-bit MSR,
  39. in addition to the usual frequency and idle statistics.
  40. .PP
  41. The \fB-M MSR#\fP option dumps the specified 64-bit MSR,
  42. in addition to the usual frequency and idle statistics.
  43. .PP
  44. The \fB-i interval_sec\fP option prints statistics every \fiinterval_sec\fP seconds.
  45. The default is 5 seconds.
  46. .PP
  47. The \fBcommand\fP parameter forks \fBcommand\fP and upon its exit,
  48. displays the statistics gathered since it was forked.
  49. .PP
  50. .SH FIELD DESCRIPTIONS
  51. .nf
  52. \fBpk\fP processor package number.
  53. \fBcor\fP processor core number.
  54. \fBCPU\fP Linux CPU (logical processor) number.
  55. Note that multiple CPUs per core indicate support for Intel(R) Hyper-Threading Technology.
  56. \fB%c0\fP percent of the interval that the CPU retired instructions.
  57. \fBGHz\fP average clock rate while the CPU was in c0 state.
  58. \fBTSC\fP average GHz that the TSC ran during the entire interval.
  59. \fB%c1, %c3, %c6, %c7\fP show the percentage residency in hardware core idle states.
  60. \fB%pc2, %pc3, %pc6, %pc7\fP percentage residency in hardware package idle states.
  61. .fi
  62. .PP
  63. .SH EXAMPLE
  64. Without any parameters, turbostat prints out counters ever 5 seconds.
  65. (override interval with "-i sec" option, or specify a command
  66. for turbostat to fork).
  67. The first row of statistics is a summary for the entire system.
  68. Note that the summary is a weighted average.
  69. Subsequent rows show per-CPU statistics.
  70. .nf
  71. [root@x980]# ./turbostat
  72. cor CPU %c0 GHz TSC %c1 %c3 %c6 %pc3 %pc6
  73. 0.09 1.62 3.38 1.83 0.32 97.76 1.26 83.61
  74. 0 0 0.15 1.62 3.38 10.23 0.05 89.56 1.26 83.61
  75. 0 6 0.05 1.62 3.38 10.34
  76. 1 2 0.03 1.62 3.38 0.07 0.05 99.86
  77. 1 8 0.03 1.62 3.38 0.06
  78. 2 4 0.21 1.62 3.38 0.10 1.49 98.21
  79. 2 10 0.02 1.62 3.38 0.29
  80. 8 1 0.04 1.62 3.38 0.04 0.08 99.84
  81. 8 7 0.01 1.62 3.38 0.06
  82. 9 3 0.53 1.62 3.38 0.10 0.20 99.17
  83. 9 9 0.02 1.62 3.38 0.60
  84. 10 5 0.01 1.62 3.38 0.02 0.04 99.92
  85. 10 11 0.02 1.62 3.38 0.02
  86. .fi
  87. .SH SUMMARY EXAMPLE
  88. The "-s" option prints the column headers just once,
  89. and then the one line system summary for each sample interval.
  90. .nf
  91. [root@x980]# ./turbostat -s
  92. %c0 GHz TSC %c1 %c3 %c6 %pc3 %pc6
  93. 0.23 1.67 3.38 2.00 0.30 97.47 1.07 82.12
  94. 0.10 1.62 3.38 1.87 2.25 95.77 12.02 72.60
  95. 0.20 1.64 3.38 1.98 0.11 97.72 0.30 83.36
  96. 0.11 1.70 3.38 1.86 1.81 96.22 9.71 74.90
  97. .fi
  98. .SH VERBOSE EXAMPLE
  99. The "-v" option adds verbosity to the output:
  100. .nf
  101. GenuineIntel 11 CPUID levels; family:model:stepping 0x6:2c:2 (6:44:2)
  102. 12 * 133 = 1600 MHz max efficiency
  103. 25 * 133 = 3333 MHz TSC frequency
  104. 26 * 133 = 3467 MHz max turbo 4 active cores
  105. 26 * 133 = 3467 MHz max turbo 3 active cores
  106. 27 * 133 = 3600 MHz max turbo 2 active cores
  107. 27 * 133 = 3600 MHz max turbo 1 active cores
  108. .fi
  109. The \fBmax efficiency\fP frequency, a.k.a. Low Frequency Mode, is the frequency
  110. available at the minimum package voltage. The \fBTSC frequency\fP is the nominal
  111. maximum frequency of the processor if turbo-mode were not available. This frequency
  112. should be sustainable on all CPUs indefinitely, given nominal power and cooling.
  113. The remaining rows show what maximum turbo frequency is possible
  114. depending on the number of idle cores. Note that this information is
  115. not available on all processors.
  116. .SH FORK EXAMPLE
  117. If turbostat is invoked with a command, it will fork that command
  118. and output the statistics gathered when the command exits.
  119. eg. Here a cycle soaker is run on 1 CPU (see %c0) for a few seconds
  120. until ^C while the other CPUs are mostly idle:
  121. .nf
  122. [root@x980 lenb]# ./turbostat cat /dev/zero > /dev/null
  123. ^C
  124. cor CPU %c0 GHz TSC %c1 %c3 %c6 %pc3 %pc6
  125. 8.86 3.61 3.38 15.06 31.19 44.89 0.00 0.00
  126. 0 0 1.46 3.22 3.38 16.84 29.48 52.22 0.00 0.00
  127. 0 6 0.21 3.06 3.38 18.09
  128. 1 2 0.53 3.33 3.38 2.80 46.40 50.27
  129. 1 8 0.89 3.47 3.38 2.44
  130. 2 4 1.36 3.43 3.38 9.04 23.71 65.89
  131. 2 10 0.18 2.86 3.38 10.22
  132. 8 1 0.04 2.87 3.38 99.96 0.01 0.00
  133. 8 7 99.72 3.63 3.38 0.27
  134. 9 3 0.31 3.21 3.38 7.64 56.55 35.50
  135. 9 9 0.08 2.95 3.38 7.88
  136. 10 5 1.42 3.43 3.38 2.14 30.99 65.44
  137. 10 11 0.16 2.88 3.38 3.40
  138. .fi
  139. Above the cycle soaker drives cpu7 up its 3.6 Ghz turbo limit
  140. while the other processors are generally in various states of idle.
  141. Note that cpu1 and cpu7 are HT siblings within core8.
  142. As cpu7 is very busy, it prevents its sibling, cpu1,
  143. from entering a c-state deeper than c1.
  144. Note that turbostat reports average GHz of 3.63, while
  145. the arithmetic average of the GHz column above is lower.
  146. This is a weighted average, where the weight is %c0. ie. it is the total number of
  147. un-halted cycles elapsed per time divided by the number of CPUs.
  148. .SH NOTES
  149. .B "turbostat "
  150. must be run as root.
  151. .B "turbostat "
  152. reads hardware counters, but doesn't write them.
  153. So it will not interfere with the OS or other programs, including
  154. multiple invocations of itself.
  155. \fBturbostat \fP
  156. may work poorly on Linux-2.6.20 through 2.6.29,
  157. as \fBacpi-cpufreq \fPperiodically cleared the APERF and MPERF
  158. in those kernels.
  159. If the TSC column does not make sense, then
  160. the other numbers will also make no sense.
  161. Turbostat is lightweight, and its data collection is not atomic.
  162. These issues are usually caused by an extremely short measurement
  163. interval (much less than 1 second), or system activity that prevents
  164. turbostat from being able to run on all CPUS to quickly collect data.
  165. The APERF, MPERF MSRs are defined to count non-halted cycles.
  166. Although it is not guaranteed by the architecture, turbostat assumes
  167. that they count at TSC rate, which is true on all processors tested to date.
  168. .SH REFERENCES
  169. "Intel® Turbo Boost Technology
  170. in Intel® Core™ Microarchitecture (Nehalem) Based Processors"
  171. http://download.intel.com/design/processor/applnots/320354.pdf
  172. "Intel® 64 and IA-32 Architectures Software Developer's Manual
  173. Volume 3B: System Programming Guide"
  174. http://www.intel.com/products/processor/manuals/
  175. .SH FILES
  176. .ta
  177. .nf
  178. /dev/cpu/*/msr
  179. .fi
  180. .SH "SEE ALSO"
  181. msr(4), vmstat(8)
  182. .PP
  183. .SH AUTHOR
  184. .nf
  185. Written by Len Brown <len.brown@intel.com>