futex_32.h 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. #ifndef _ASM_FUTEX_H
  2. #define _ASM_FUTEX_H
  3. #ifdef __KERNEL__
  4. #include <linux/futex.h>
  5. #include <asm/asm.h>
  6. #include <asm/errno.h>
  7. #include <asm/system.h>
  8. #include <asm/processor.h>
  9. #include <asm/uaccess.h>
  10. #define __futex_atomic_op1(insn, ret, oldval, uaddr, oparg) \
  11. __asm__ __volatile ( \
  12. "1: " insn "\n" \
  13. "2: .section .fixup,\"ax\"\n\
  14. 3: mov %3, %1\n\
  15. jmp 2b\n\
  16. .previous\n\
  17. .section __ex_table,\"a\"\n\
  18. .align 8\n" \
  19. _ASM_PTR "1b,3b\n \
  20. .previous" \
  21. : "=r" (oldval), "=r" (ret), "+m" (*uaddr) \
  22. : "i" (-EFAULT), "0" (oparg), "1" (0))
  23. #define __futex_atomic_op2(insn, ret, oldval, uaddr, oparg) \
  24. __asm__ __volatile ( \
  25. "1: movl %2, %0\n\
  26. movl %0, %3\n" \
  27. insn "\n" \
  28. "2: " LOCK_PREFIX "cmpxchgl %3, %2\n\
  29. jnz 1b\n\
  30. 3: .section .fixup,\"ax\"\n\
  31. 4: mov %5, %1\n\
  32. jmp 3b\n\
  33. .previous\n\
  34. .section __ex_table,\"a\"\n\
  35. .align 8\n" \
  36. _ASM_PTR "1b,4b,2b,4b\n \
  37. .previous" \
  38. : "=&a" (oldval), "=&r" (ret), "+m" (*uaddr), \
  39. "=&r" (tem) \
  40. : "r" (oparg), "i" (-EFAULT), "1" (0))
  41. static inline int
  42. futex_atomic_op_inuser (int encoded_op, int __user *uaddr)
  43. {
  44. int op = (encoded_op >> 28) & 7;
  45. int cmp = (encoded_op >> 24) & 15;
  46. int oparg = (encoded_op << 8) >> 20;
  47. int cmparg = (encoded_op << 20) >> 20;
  48. int oldval = 0, ret, tem;
  49. if (encoded_op & (FUTEX_OP_OPARG_SHIFT << 28))
  50. oparg = 1 << oparg;
  51. if (! access_ok (VERIFY_WRITE, uaddr, sizeof(int)))
  52. return -EFAULT;
  53. #ifndef CONFIG_X86_BSWAP
  54. if (op == FUTEX_OP_SET && boot_cpu_data.x86 == 3)
  55. return -ENOSYS;
  56. #endif
  57. pagefault_disable();
  58. switch (op) {
  59. case FUTEX_OP_SET:
  60. __futex_atomic_op1("xchgl %0, %2", ret, oldval, uaddr, oparg);
  61. break;
  62. case FUTEX_OP_ADD:
  63. __futex_atomic_op1(LOCK_PREFIX "xaddl %0, %2", ret, oldval,
  64. uaddr, oparg);
  65. break;
  66. case FUTEX_OP_OR:
  67. __futex_atomic_op2("orl %4, %3", ret, oldval, uaddr, oparg);
  68. break;
  69. case FUTEX_OP_ANDN:
  70. __futex_atomic_op2("andl %4, %3", ret, oldval, uaddr, ~oparg);
  71. break;
  72. case FUTEX_OP_XOR:
  73. __futex_atomic_op2("xorl %4, %3", ret, oldval, uaddr, oparg);
  74. break;
  75. default:
  76. ret = -ENOSYS;
  77. }
  78. pagefault_enable();
  79. if (!ret) {
  80. switch (cmp) {
  81. case FUTEX_OP_CMP_EQ: ret = (oldval == cmparg); break;
  82. case FUTEX_OP_CMP_NE: ret = (oldval != cmparg); break;
  83. case FUTEX_OP_CMP_LT: ret = (oldval < cmparg); break;
  84. case FUTEX_OP_CMP_GE: ret = (oldval >= cmparg); break;
  85. case FUTEX_OP_CMP_LE: ret = (oldval <= cmparg); break;
  86. case FUTEX_OP_CMP_GT: ret = (oldval > cmparg); break;
  87. default: ret = -ENOSYS;
  88. }
  89. }
  90. return ret;
  91. }
  92. static inline int
  93. futex_atomic_cmpxchg_inatomic(int __user *uaddr, int oldval, int newval)
  94. {
  95. if (!access_ok(VERIFY_WRITE, uaddr, sizeof(int)))
  96. return -EFAULT;
  97. __asm__ __volatile__(
  98. "1: " LOCK_PREFIX "cmpxchgl %3, %1 \n"
  99. "2: .section .fixup, \"ax\" \n"
  100. "3: mov %2, %0 \n"
  101. " jmp 2b \n"
  102. " .previous \n"
  103. " .section __ex_table, \"a\" \n"
  104. " .align 8 \n"
  105. _ASM_PTR " 1b,3b \n"
  106. " .previous \n"
  107. : "=a" (oldval), "+m" (*uaddr)
  108. : "i" (-EFAULT), "r" (newval), "0" (oldval)
  109. : "memory"
  110. );
  111. return oldval;
  112. }
  113. #endif
  114. #endif