smd_private.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171
  1. /* arch/arm/mach-msm/smd_private.h
  2. *
  3. * Copyright (C) 2007 Google, Inc.
  4. * Copyright (c) 2007 QUALCOMM Incorporated
  5. *
  6. * This software is licensed under the terms of the GNU General Public
  7. * License version 2, as published by the Free Software Foundation, and
  8. * may be copied, distributed, and modified under those terms.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. */
  16. #ifndef _ARCH_ARM_MACH_MSM_MSM_SMD_PRIVATE_H_
  17. #define _ARCH_ARM_MACH_MSM_MSM_SMD_PRIVATE_H_
  18. struct smem_heap_info
  19. {
  20. unsigned initialized;
  21. unsigned free_offset;
  22. unsigned heap_remaining;
  23. unsigned reserved;
  24. };
  25. struct smem_heap_entry
  26. {
  27. unsigned allocated;
  28. unsigned offset;
  29. unsigned size;
  30. unsigned reserved;
  31. };
  32. struct smem_proc_comm
  33. {
  34. unsigned command;
  35. unsigned status;
  36. unsigned data1;
  37. unsigned data2;
  38. };
  39. #define PC_APPS 0
  40. #define PC_MODEM 1
  41. #define VERSION_QDSP6 4
  42. #define VERSION_APPS_SBL 6
  43. #define VERSION_MODEM_SBL 7
  44. #define VERSION_APPS 8
  45. #define VERSION_MODEM 9
  46. struct smem_shared
  47. {
  48. struct smem_proc_comm proc_comm[4];
  49. unsigned version[32];
  50. struct smem_heap_info heap_info;
  51. struct smem_heap_entry heap_toc[128];
  52. };
  53. struct smsm_shared
  54. {
  55. unsigned host;
  56. unsigned state;
  57. };
  58. struct smsm_interrupt_info
  59. {
  60. uint32_t aArm_en_mask;
  61. uint32_t aArm_interrupts_pending;
  62. uint32_t aArm_wakeup_reason;
  63. };
  64. #define SZ_DIAG_ERR_MSG 0xC8
  65. #define ID_DIAG_ERR_MSG SMEM_DIAG_ERR_MESSAGE
  66. #define ID_SMD_CHANNELS SMEM_SMD_BASE_ID
  67. #define ID_SHARED_STATE SMEM_SMSM_SHARED_STATE
  68. #define ID_CH_ALLOC_TBL SMEM_CHANNEL_ALLOC_TBL
  69. #define SMSM_INIT 0x000001
  70. #define SMSM_SMDINIT 0x000008
  71. #define SMSM_RPCINIT 0x000020
  72. #define SMSM_RESET 0x000040
  73. #define SMSM_RSA 0x0080
  74. #define SMSM_RUN 0x000100
  75. #define SMSM_PWRC 0x0200
  76. #define SMSM_TIMEWAIT 0x0400
  77. #define SMSM_TIMEINIT 0x0800
  78. #define SMSM_PWRC_EARLY_EXIT 0x1000
  79. #define SMSM_WFPI 0x2000
  80. #define SMSM_SLEEP 0x4000
  81. #define SMSM_SLEEPEXIT 0x8000
  82. #define SMSM_OEMSBL_RELEASE 0x10000
  83. #define SMSM_PWRC_SUSPEND 0x200000
  84. #define SMSM_WKUP_REASON_RPC 0x00000001
  85. #define SMSM_WKUP_REASON_INT 0x00000002
  86. #define SMSM_WKUP_REASON_GPIO 0x00000004
  87. #define SMSM_WKUP_REASON_TIMER 0x00000008
  88. #define SMSM_WKUP_REASON_ALARM 0x00000010
  89. #define SMSM_WKUP_REASON_RESET 0x00000020
  90. void *smem_alloc(unsigned id, unsigned size);
  91. int smsm_change_state(uint32_t clear_mask, uint32_t set_mask);
  92. uint32_t smsm_get_state(void);
  93. int smsm_set_sleep_duration(uint32_t delay);
  94. int smsm_set_interrupt_info(struct smsm_interrupt_info *info);
  95. void smsm_print_sleep_info(void);
  96. #define SMEM_NUM_SMD_CHANNELS 64
  97. typedef enum
  98. {
  99. /* fixed items */
  100. SMEM_PROC_COMM = 0,
  101. SMEM_HEAP_INFO,
  102. SMEM_ALLOCATION_TABLE,
  103. SMEM_VERSION_INFO,
  104. SMEM_HW_RESET_DETECT,
  105. SMEM_AARM_WARM_BOOT,
  106. SMEM_DIAG_ERR_MESSAGE,
  107. SMEM_SPINLOCK_ARRAY,
  108. SMEM_MEMORY_BARRIER_LOCATION,
  109. /* dynamic items */
  110. SMEM_AARM_PARTITION_TABLE,
  111. SMEM_AARM_BAD_BLOCK_TABLE,
  112. SMEM_RESERVE_BAD_BLOCKS,
  113. SMEM_WM_UUID,
  114. SMEM_CHANNEL_ALLOC_TBL,
  115. SMEM_SMD_BASE_ID,
  116. SMEM_SMEM_LOG_IDX = SMEM_SMD_BASE_ID + SMEM_NUM_SMD_CHANNELS,
  117. SMEM_SMEM_LOG_EVENTS,
  118. SMEM_SMEM_STATIC_LOG_IDX,
  119. SMEM_SMEM_STATIC_LOG_EVENTS,
  120. SMEM_SMEM_SLOW_CLOCK_SYNC,
  121. SMEM_SMEM_SLOW_CLOCK_VALUE,
  122. SMEM_BIO_LED_BUF,
  123. SMEM_SMSM_SHARED_STATE,
  124. SMEM_SMSM_INT_INFO,
  125. SMEM_SMSM_SLEEP_DELAY,
  126. SMEM_SMSM_LIMIT_SLEEP,
  127. SMEM_SLEEP_POWER_COLLAPSE_DISABLED,
  128. SMEM_KEYPAD_KEYS_PRESSED,
  129. SMEM_KEYPAD_STATE_UPDATED,
  130. SMEM_KEYPAD_STATE_IDX,
  131. SMEM_GPIO_INT,
  132. SMEM_MDDI_LCD_IDX,
  133. SMEM_MDDI_HOST_DRIVER_STATE,
  134. SMEM_MDDI_LCD_DISP_STATE,
  135. SMEM_LCD_CUR_PANEL,
  136. SMEM_MARM_BOOT_SEGMENT_INFO,
  137. SMEM_AARM_BOOT_SEGMENT_INFO,
  138. SMEM_SLEEP_STATIC,
  139. SMEM_SCORPION_FREQUENCY,
  140. SMEM_SMD_PROFILES,
  141. SMEM_TSSC_BUSY,
  142. SMEM_HS_SUSPEND_FILTER_INFO,
  143. SMEM_BATT_INFO,
  144. SMEM_APPS_BOOT_MODE,
  145. SMEM_VERSION_FIRST,
  146. SMEM_VERSION_LAST = SMEM_VERSION_FIRST + 24,
  147. SMEM_OSS_RRCASN1_BUF1,
  148. SMEM_OSS_RRCASN1_BUF2,
  149. SMEM_ID_VENDOR0,
  150. SMEM_ID_VENDOR1,
  151. SMEM_ID_VENDOR2,
  152. SMEM_HW_SW_BUILD_ID,
  153. SMEM_NUM_ITEMS,
  154. } smem_mem_type;
  155. #endif